EVAL-AD1896EB Datasheet, PDF(7/28 Page) Analog Devices – AD1896 7.75:1 to 1:8, 192 kHz Stereo ASRC Evaluation Board

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EVAL-AD1896EB Datasheet, PDF (7/28 Pages) Analog Devices – AD1896 7.75:1 to 1:8, 192 kHz Stereo ASRC Evaluation Board

◁

MCLK

24.576MHz

EVAL-AD1896EB

CLR

ENT

ENP

CLK RCO

74AC161

BCLK

12.288MHz

BCLK

LRCLK

MCLK

HEADER10

DDO DIRECT DIGITAL OUTPUT HEADER

CLR

ENT

ENP

CLK RCO

NOTES

1. REPLACE U15, 12.288MHz OSCILLATOR WITH 24.576MHz

2. SET S3, I/P IF MODE TO 1 FOR I2S

3. SET S4, MASTER/SLAVE MODE TO 7

4. JUMPER JP4, MCLK_SRCE PINS 1 AND 2

5. JUMPER JP1, O/P I/F MODE POSITIONS 1, 2, AND 4 FOR 24-BIT I2S OUTPUT

6. JUMPER JP2, SELECT POSITION 1 ONLY FOR 192kHz DAC OPERATION

7. SET S1 TO DIR

8. SET S2 TO SELECT COAX OR OPTICAL INPUT

LRCLK

192kHz

74AC161

Figure 4. 192 kHz Clock Generator for AD1896EB

REV. 0

â7â

▷