CN0269 Datasheet, PDF (1/12 Pages) Analog Devices – Devices Connected

Circuit Note
CN-0269
Devices Connected/Referenced
AD7984 18-Bit, 1.33 MSPS PulSAR 10.5 mW ADC in MSOP/QFN
Circuits from the Lab™ reference circuits are
AD8475
engineered and tested for quick and easy system
AD8065
integration to help solve today’s analog, mixed-signal,
and RF design challenges. For more information ^ADG5208
and/or support, visit www.analog.com/CN0269.
ADG5236
Precision, Selectable Gain, Fully Differential Funnel Amp
High Performance, 145 MHz FastFET Op Amps
High Voltage, Latch-Up Proof, 8-Channel Multiplexers
High Voltage Latch-Up Proof, Dual SPDT Switches
ADR444
Ultralow Noise, 4.096 V, LDO XFET Voltage References with
Current Sink and Source
18-Bit, 1.33 MSPS, 16-Channel Data Acquisition System
EVALUATION AND DESIGN SUPPORT
A single channel can be sampled at up to 1.33 MSPS with 18-bit
Circuit Evaluation Boards
CN-0269 Circuit Evaluation Board (EVAL-CN0269-SDPZ)
resolution. A channel-to-channel switching rate of 250 kHz
between all input channels provides 16-bit performance.
System Demonstration Platform (EVAL-SDP-CB1Z)
The signal processing circuit combined with a simple 4-bit up-
Design and Integration Files
down binary counter provides a simple and cost effective way to
Schematics, Layout Files, Bill of Materials
realize channel-to-channel switching without an FPGA, CPLD,
CIRCUIT FUNCTION AND BENEFITS
The circuit shown in Figure 1 is a high performance industrial
signal level multichannel data acquisition circuit that has been
optimized for fast channel-to-channel switching. It can process
or high speed processor. The counter can be programmed to
count up or count down for sequentially sampling multiple
channels, or can be loaded with a fixed binary word for
sampling a single channel.
16-channels of single-ended inputs or 8-channels of differential
inputs with up to 18-bit resolution.
SINGLE ENDED
AI0 AI0+
AI1 AI1+
AI2 AI2+
AI3 AI3+
AI4 AI4+
AI5 AI5+
AI6 AI6+
AI7 AI7+
+12V
VDD
S1
D
S2
S3
S4
S5
S6
S7
S8
–12V
EN
A0
VSS
A1
GND
A2
ADG5208
+12V
VDD
AI8
AI9
AI10
AI11
AI12
AI13
AI14
AI15
AI0–
AI1–
AI2–
AI3–
AI4–
AI5–
AI6–
AI7–
S1
D
S2
S3
S4
S5
S6
S7
S8
–12V
EN
DIFFERENTIAL
A0
VSS
A1
GND
A2
ADG5208
P4
AGND DGND
+5V
0.1µF
50V
TP_1
VIN
NC_1
GND
TP_2
NC_2
VOUT
TRIM
ADR444
+4.096V
+2.5V
0.1µF
50V
22µF
6.3V
0.1µF
50V
+12V
–12V
VDD
GND
S1A
S1B
S2A
S2B
NC_1
NC_2
NC_3
VSS
D1
IN1
D2
IN2
NC_4
NC_5
ADG5236
AD8065
+5V
1kΩ
+12V
JP3
1
1.25kΩ
+VS
1kΩ
2 –IN_0.4* 1.25kΩ
–12V ^0.1µF
3 –IN_0.8*
VCOM
1kΩ ^+12V
3
+IN_0.8* ^1.25kΩ
2
+IN_0.4*
–12V
1
JP4
1.25kΩ
–VS
1kΩ
AD8065
1kΩ
NC
+OUT
–OUT
AD8475
33Ω
33Ω
33Ω
33Ω
33Ω
33Ω
VCOM ^0Ω
10Ω
2.2nF
2.2nF
10Ω
VIO
10kΩ
REF VDD VIO
IN+
SDI
SCK
33Ω
SDO
33Ω
IN–
CNV
33Ω
GND
AD7984
SPORT
TCLKBF
DATA
TFS
+3.3V
CH0 CH1 CH2 CH3
VCC
GND
CEP
CET
TC
15Ω
CP
PE
U/D
Q0
P0
Q1
P1
Q2
P2
B
Q3
P3
Y
74LVC1G00
A
74LVC169
GPIO
PL
U/D
P0
P1
P2
P3
S_D
EN
Figure 1. Multichannel Data Acquisition Circuit (Simplified Schematic: All Components, Connections, and Decoupling Not Shown)
Rev. 0
Circuits from the Lab™ circuits from Analog Devices have been designed and built by Analog Devices
engineers. Standard engineering practices have been employed in the design and construction of
each circuit, and their function and performance have been tested and verified in a lab environment at
room temperature. However, you are solely responsible for testing the circuit and determining its
suitability and applicability for your use and application. Accordingly, in no event shall Analog Devices
be liable for direct, indirect, special, incidental, consequential or punitive damages due to any cause
whatsoever connected to the use of any Circuits from the Lab circuits. (Continued on last page)
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone]
www.analog.com
Fax: [phone]
©2013 Analog Devices, Inc. All rights reserved.