DS782 Datasheet, PDF (5/7 Pages) Xilinx, Inc – Has a user-selectable number of Spartan-6 GTP transceivers

ChipScope IBERT for Spartan-6 GTP
Table 1: Interface Ports (Cont’d)
Port Name
Direction
Description
RXN[n-1:0], RXP[n-1:0] OUT Receive differential pairs for each of the n serial transceivers used.
MGTREFCLK_P[m-1:0],
MGTREFCLK_N[m-1:0]
IN
Serial transceiver reference clocks used. Not necessarily m = n because some serial
transceivers can share clock inputs.
Restrictions
Only one IBERT core can be generated for a device, and the IBERT core will constitute the entire design. The IBERT
core cannot be merged in with user logic.
Verification
Xilinx has verified the IBERT core in a proprietary test environment, using an internally developed bus functional
model.
References
• More information on the ChipScope Pro software and cores is available in the Software and Cores User Guide,
located at http://www.xilinx.com/documentation.
• Information about hardware debugging using ChipScope Pro in EDK is available in the Platform Studio 11
online help, located at http://www.xilinx.com/documentation.
• Information about hardware debugging using ChipScope Pro in System Generator for DSP is available in the
Xilinx System Generator for DSP User Guide, located at http://www.xilinx.com/documentation.
Support
Xilinx provides technical support for this LogiCORE™ IP product when used as described in the product
documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that
are not defined in the documentation, if customized beyond that allowed in the product documentation, or if
changes are made to any section of the design labeled DO NOT MODIFY.
Ordering Information
The IBERT core is provided under the Integrated Software Environment (ISE®) Design Suite End-User License
Agreement and can be generated using the Xilinx CORE Generator system 11 or higher. The CORE Generator
system is shipped with Xilinx ISE Design Suite development software.
Contact your local Xilinx sales representative for pricing and availability of additional Xilinx LogiCORE modules
and software. Information about additional Xilinx LogiCORE modules is available on the Xilinx IP Center.
DS782 October 19, 2011
www.xilinx.com
5
Product Specification