DS622 Datasheet, PDF(4/8 Page) Xilinx, Inc – Wrapper around the PLL

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

DS622 Datasheet, PDF (4/8 Pages) Xilinx, Inc – Wrapper around the PLL_ADV primitive

◁

Phase Locked Loop (PLL) Module (v2.00a)

Table 1: MPD Parameters for PLL Module (Contâd)

Parameter Name

Description

Allowed

Values

C_CLKOUT1_DIVIDE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT1_

DUTY_CYCLE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT1_PHASE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT2_BUF

If C_CLKOUT2_BUF = true, a BUFG

is inserted between the CLKOUT2

pin of the PLL_ADV primitive and

CLKOUT2 output

true, false

C_CLKOUT2_DESKEW Clock delay attribute for CLKOUT2 NONE,

_ADJUST

output

PPC(1)

C_CLKOUT2_DIVIDE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT2_

DUTY_CYCLE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT2_PHASE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT3_BUF

If C_CLKOUT3_BUF = true, a BUFG

is inserted between the CLKOUT3

pin of the PLL_ADV primitive and

CLKOUT3 output

true, false

C_CLKOUT3_DESKEW Clock delay attribute for CLKOUT3 NONE,

_ADJUST

output

PPC(1)

C_CLKOUT3_DIVIDE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT3_

DUTY_CYCLE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT3_PHASE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

C_CLKOUT4_BUF

If C_CLKOUT4_BUF = true, a BUFG

is inserted between the CLKOUT4

pin of the PLL_ADV primitive and

CLKOUT4 output

true, false

C_CLKOUT4_DESKEW Clock delay attribute for CLKOUT4 NONE,

_ADJUST

output

PPC(1)

C_CLKOUT4_DIVIDE

This parameter passes the value to

the equivalent attribute of the

PLL_ADV

Same as

PLL_ADV

Default Value Type

integer

0.5

real

0.0

real

false

NONE

0.5

0.0

Boolean

string

integer

real

false

NONE

0.5

0.0

Boolean

string

integer

real

false

NONE

Boolean

string

integer

www.xilinx.com

DS622 June 24, 2009

Product Specification

▷