DS092 Datasheet, PDF (4/12 Pages) Xilinx, Inc – As fast as 4.0 ns pin-to-pin logic delays

XC2C64 CoolRunner-II CPLD
R
LVCMOS 3.3V DC Voltage Specifications
Symbol
V_CCIO
V_IH
V_IL
V_OH
Parameter
Input source voltage
High level input voltage
Low level input voltage
High level output voltage
V_OL
Low level output voltage
I_IL
I_IH
C_JTAG
C_CLK
C_IO
Input leakage current
I/O High-Z leakage
JTAG input capacitance
Global clock input capacitance
I/O capacitance
Test Conditions
I_OH = –8 mA, V_CCIO = 3V
I_OH = –0.1 mA, V_CCIO = 3V
I_OL = 8 mA, V_CCIO = 3V
I_OL = 0.1 mA, V_CCIO = 3V
V_IN = 0V or V_CCIO to 3.9V
V_IN = 0V or V_CCIO to 3.9V
f = 1 MHz
f = 1 MHz
f = 1 MHz
LVCMOS 2.5V DC Voltage Specifications
Min.
3.0
2
–0.3
V_CCIO – 0.4V
V_CCIO – 0.2V
-
-
–10
–10
Max.
3.6
V_CCIO + 0.3V
0.8
-
-
0.4
0.2
10
10
Units
V
V
V
V
V
V
V
µA
µA
pF
pF
pF
Symbol
V_CCIO
V_IH
V_IL
V_OH
Parameter
Input source voltage
High level input voltage
Low level input voltage
High level output voltage
V_OL
Low level output voltage
I_IL
I_IH
C_JTAG
C_CLK
C_IO
Input leakage current
I/O High-Z leakage
JTAG input capacitance
Global clock input capacitance
I/O capacitance
Test Conditions
I_OH = –8 mA, V_CCIO = 2.3V
I_OH = –0.1 mA, V_CCIO = 2.3V
I_OL = 8 mA, V_CCIO = 2.3V
I_OL = 0.1mA, V_CCIO = 2.3V
V_IN = 0V or V_CCIO to 3.9V
V_IN = 0V or V_CCIO to 3.9V
f = 1 MHz
f = 1 MHz
f = 1 MHz
Min.
2.3
1.7
–0.3
V_CCIO – 0.4V
V_CCIO – 0.2V
-
-
–10
–10
Max.
2.7
3.9
0.7
-
-
0.4
0.2
10
10
Units
V
V
V
V
V
V
V
µA
µA
pF
pF
pF
4
www.xilinx.com
DS092 (v1.2) May 13, 2002
1-800-255-7778
Advance Product Specification