W9812G2IB Datasheet, PDF (40/43 Pages) Winbond – 1M × 4 BANKS × 32BITS SDRAM

11.21 CKE/DQM Input Timing (Write Cycle)
W9812G2IB
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
CLK cycle No.
CLK
External
Internal
CKE
DQM
DQ
1
D1
2
D2
3
4
5
6
7
D3
DQM MASK
(1)
D5
D6
CKE MASK
3
4
5
6
7
D3
D5
D6
DQM MASK
(2)
CKE MASK
3
4
5
6
7
D3
D4
CKE MASK
(3)
D5
D6
- 40 -
Publication Release Date: Mar. 09, 2010
Revision A04