English
Language : 

W9812G2IB Datasheet, PDF (3/43 Pages) Winbond – 1M × 4 BANKS × 32BITS SDRAM
W9812G2IB
1. GENERAL DESCRIPTION
W9812G2IB is a high-speed synchronous dynamic random access memory (SDRAM), organized as
1,048,576 words × 4 banks × 32 bits. W9812G2IB delivers a data bandwidth of up to 166M words per
second (-6). For different application, W9812G2IB is sorted into following speed grades:-6/-6I/-6A and
-75. The -6/-6I/-6A is compliant to the 166MHz/CL3 specification (the -6I industrial grade and -6A
automotive grade which is guaranteed to support -40°C ~ 85°C). The -75 is compliant to the
133MHz/CL3 specification.
Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be
accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE
command. Column addresses are automatically generated by the SDRAM internal counter in burst
operation. Random column read is also possible by providing its address at each clock cycle. The
multiple bank nature enables interleaving among internal banks to hide the precharging time.
By having a programmable Mode Register, the system can change burst length, latency cycle,
interleave or sequential burst to maximize its performance. W9812G2IB is ideal for main memory in
high performance applications.
2. FEATURES
• 2.7V~3.6V Power Supply
• Up to 166 MHz Clock Frequency
• 1,048,576 Words × 4 banks × 32 bits organization
• Self Refresh Mode
• CAS Latency: 2 and 3
• Burst Length: 1, 2, 4, 8 and full page
• Burst Read, Single Writes Mode
• Byte Data Controlled by DQM0-3
• Auto-precharge and Controlled Precharge
• 4K Refresh cycles / 64 mS
• Interface: LVTTL
• Packaged in TFBGA 90 Ball (8X13 mm2), using Lead free materials with RoHS compliant
3. AVAILABLE PART NUMBER
PART NUMBER
W9812G2IB-6
W9812G2IB-6I
W9812G2IB-6A
W9812G2IB-75
SPEED
166MHz/CL3
166MHz/CL3
166MHz/CL3
133MHz/CL3
MAXIMUM SELF
REFRESH CURRENT
2mA
2mA
2mA
2mA
OPERATING
TEMPERATURE
0°C ~ 70°C
-40°C ~ 85°C
-40°C ~ 85°C
0°C ~ 70°C
Publication Release Date: Mar. 09, 2010
-3-
Revision A04