AM1810_16 Datasheet, PDF (93/262 Pages) Texas Instruments – AM1810 ARM® Microprocessor For PROFIBUS

www.ti.com
AM1810
SPRS709D – NOVEMBER 2010 – REVISED MARCH 2014
6.9.2 EDMA Peripheral Register Descriptions
Table 6-13 is the list of EDMA3 Channel Controller Registers and Table 6-14 is the list of EDMA3 Transfer
Controller registers.
Table 6-13. EDMA3 Channel Controller (EDMA3CC) Registers
EDMA0 Channel EDMA1 Channel
Controller 0
Controller 0
BYTE ADDRESS BYTE ADDRESS
0x01C0 0000
0x01E3 0000
0x01C0 0004
0x01E3 0004
0x01C0 0200
0x01C0 0204
0x01C0 0208
0x01C0 020C
0x01C0 0210
0x01C0 0214
0x01C0 0218
0x01C0 021C
0x01C0 0240
0x01C0 0244
0x01C0 0248
0x01C0 024C
0x01C0 0260
0x01C0 0284
0x01C0 0300
0x01C0 0308
0x01C0 0310
0x01C0 0314
0x01C0 0318
0x01C0 031C
0x01C0 0320
0x01C0 0340
0x01C0 0348
0x01C0 0350
0x01C0 0358
0x01C0 0380
0x01C0 0384
0x01C0 0388
0x01C0 038C
0x01C0 0400 -
0x01C0 043C
0x01C0 0440 -
0x01C0 047C
0x01C0 0600
0x01C0 0604
0x01C0 0620
0x01C0 0640
0x01E3 0200
0x01E3 0204
0x01E3 0208
0x01E3 020C
0x01E3 0210
0x01E3 0214
0x01E3 0218
0x01E3 021C
0x01E3 0240
0x01E3 0244
0x01E3 0248
0x01E3 024C
0x01E3 0260
0x01E3 0284
0x01E3 0300
0x01E3 0308
0x01E3 0310
0x01E3 0314
0x01E3 0318
0x01E3 031C
0x01E3 0320
0x01E3 0340
0x01E3 0348
0x01E3 0350
0x01E3 0358
0x01E3 0380
0x01E3 0384
0x01E3 0388
0x01E3 038C
0x01E3 0400 -
0x01E3 043C
0x01E3 0440 -
0x01E3 047C
0x01E3 0600
0x01E3 0604
0x01E3 0620
0x01E3 0640
ACRONYM
PID
CCCFG
QCHMAP0
QCHMAP1
QCHMAP2
QCHMAP3
QCHMAP4
QCHMAP5
QCHMAP6
QCHMAP7
DMAQNUM0
DMAQNUM1
DMAQNUM2
DMAQNUM3
QDMAQNUM
QUEPRI
EMR
EMCR
QEMR
QEMCR
CCERR
CCERRCLR
EEVAL
DRAE0
DRAE1
DRAE2
DRAE3
QRAE0
QRAE1
QRAE2
QRAE3
Q0E0-Q0E15
Q1E0-Q1E15
QSTAT0
QSTAT1
QWMTHRA
CCSTAT
REGISTER DESCRIPTION
Peripheral Identification Register
EDMA3CC Configuration Register
Global Registers
QDMA Channel 0 Mapping Register
QDMA Channel 1 Mapping Register
QDMA Channel 2 Mapping Register
QDMA Channel 3 Mapping Register
QDMA Channel 4 Mapping Register
QDMA Channel 5 Mapping Register
QDMA Channel 6 Mapping Register
QDMA Channel 7 Mapping Register
DMA Channel Queue Number Register 0
DMA Channel Queue Number Register 1
DMA Channel Queue Number Register 2
DMA Channel Queue Number Register 3
QDMA Channel Queue Number Register
Queue Priority Register⁽¹⁾
Event Missed Register
Event Missed Clear Register
QDMA Event Missed Register
QDMA Event Missed Clear Register
EDMA3CC Error Register
EDMA3CC Error Clear Register
Error Evaluate Register
DMA Region Access Enable Register for Region 0
DMA Region Access Enable Register for Region 1
DMA Region Access Enable Register for Region 2
DMA Region Access Enable Register for Region 3
QDMA Region Access Enable Register for Region 0
QDMA Region Access Enable Register for Region 1
QDMA Region Access Enable Register for Region 2
QDMA Region Access Enable Register for Region 3
Event Queue Entry Registers Q0E0-Q0E15
Event Queue Entry Registers Q1E0-Q1E15
Queue 0 Status Register
Queue 1 Status Register
Queue Watermark Threshold A Register
EDMA3CC Status Register
(1) On previous architectures, the EDMA3TC priority was controlled by the queue priority register (QUEPRI) in the EDMA3CC memory-
map. However for this device, the priority control for the transfer controllers is controlled by the chip-level registers in the System
Configuration Module. You should use the chip-level registers and not QUEPRI to configure the TC priority.
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
93
Submit Documentation Feedback
Product Folder Links: AM1810