MSP430BT5190_15 Datasheet, PDF (71/105 Pages) Texas Instruments – Mixed-Signal Microcontroller

www.ti.com
MSP430BT5190
SLAS703B – APRIL 2010 – REVISED AUGUST 2015
6.10.3 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger
P3REN.x
Pad Logic
P3DIR.x
P3OUT.x
Module X OUT
P3SEL.x
P3IN.x
Module X IN
0
1
0
1
EN
D
Direction
0: Input
1: Output
DV_SS
0
DV_CC
1
1
P3DS.x
0: Low drive
1: High drive
P3.0/UB0STE/UCA0CLK
P3.1/UCB0SIMO/UCB0SDA
P3.2/UCB0SOMI/UCB0SCL
P3.3/USC0CLK/UCA0STE
P3.4/UCA0TXD/UCA0SIMO
P3.5/UCA0RXD/UCA0SOMI
P3.6/UCB1STE/UCA1CLK
P3.7/UCB1SIMO/UCB1SDA
Table 6-45. Port P3 (P3.0 to P3.7) Pin Functions
PIN NAME (P3.x)
x
FUNCTION
CONTROL BITS OR SIGNALS⁽¹⁾
P3DIR.x
P3SEL.x
P3.0/UCB0STE/UCA0CLK
0 P3.0 (I/O)
UCB0STE/UCA0CLK^{(2) (3)}
I: 0; O: 1
0
X
1
P3.1/UCB0SIMO/UCB0SDA 1 P3.1 (I/O)
UCB0SIMO/UCB0SDA^{(2) (4)}
I: 0; O: 1
0
X
1
P3.2/UCB0SOMI/UCB0SCL 2 P3.2 (I/O)
UCB0SOMI/UCB0SCL ^{(2) (4)}
I: 0; O: 1
0
X
1
P3.3/UCB0CLK/UCA0STE
3 P3.3 (I/O)
UCB0CLK/UCA0STE ⁽²⁾
I: 0; O: 1
0
X
1
P3.4/UCA0TXD/UCA0SIMO 4 P3.4 (I/O)
UCA0TXD/UCA0SIMO ⁽²⁾
I: 0; O: 1
0
X
1
P3.5/UCA0RXD/UCA0SOMI 5 P3.5 (I/O)
UCA0RXD/UCA0SOMI ⁽²⁾
I: 0; O: 1
0
X
1
P3.6/UCB1STE/UCA1CLK
6 P3.6 (I/O)
UCB1STE/UCA1CLK^{(2) (5)}
I: 0; O: 1
0
X
1
P3.7/UCB1SIMO/UCB1SDA 7 P3.7 (I/O)
UCB1SIMO/UCB1SDA^{(2) (4)}
I: 0; O: 1
0
X
1
(1) X = Don't care
(2) The pin direction is controlled by the USCI module.
(3) UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to
3-wire SPI mode if 4-wire SPI mode is selected.
(4) If the I2C functionality is selected, the output drives only the logical 0 to V_SS level.
(5) UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USCI B1 is forced to
3-wire SPI mode if 4-wire SPI mode is selected.
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430BT5190
Detailed Description
71