MSP430BT5190_15 Datasheet, PDF (63/105 Pages) Texas Instruments – Mixed-Signal Microcontroller

www.ti.com
MSP430BT5190
SLAS703B – APRIL 2010 – REVISED AUGUST 2015
Table 6-35. USCI_B0 Registers (Base Address: 05E0h)
REGISTER DESCRIPTION
USCI synchronous control 1
USCI synchronous control 0
USCI synchronous bit rate 0
USCI synchronous bit rate 1
USCI synchronous status
USCI synchronous receive buffer
USCI synchronous transmit buffer
USCI I2C own address
USCI I2C slave address
USCI interrupt enable
USCI interrupt flags
USCI interrupt vector word
REGISTER
UCB0CTL1
UCB0CTL0
UCB0BR0
UCB0BR1
UCB0STAT
UCB0RXBUF
UCB0TXBUF
UCB0I2COA
UCB0I2CSA
UCB0IE
UCB0IFG
UCB0IV
Table 6-36. USCI_A1 Registers (Base Address: 0600h)
REGISTER DESCRIPTION
USCI control 1
USCI control 0
USCI baud rate 0
USCI baud rate 1
USCI modulation control
USCI status
USCI receive buffer
USCI transmit buffer
USCI LIN control
USCI IrDA transmit control
USCI IrDA receive control
USCI interrupt enable
USCI interrupt flags
USCI interrupt vector word
REGISTER
UCA1CTL1
UCA1CTL0
UCA1BR0
UCA1BR1
UCA1MCTL
UCA1STAT
UCA1RXBUF
UCA1TXBUF
UCA1ABCTL
UCA1IRTCTL
UCA1IRRCTL
UCA1IE
UCA1IFG
UCA1IV
OFFSET
00h
01h
06h
07h
0Ah
0Ch
0Eh
10h
12h
1Ch
1Dh
1Eh
OFFSET
00h
01h
06h
07h
08h
0Ah
0Ch
0Eh
10h
12h
13h
1Ch
1Dh
1Eh
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430BT5190
Detailed Description
63