English
Language : 

AMC1204_15 Datasheet, PDF (6/37 Pages) Texas Instruments – AMC1204 20-MHz, Second-Order, Isolated Delta-Sigma Modulator
AMC1204, AMC1204B
SBAS512E – APRIL 2011 – REVISED SEPTEMBER 2015
www.ti.com
6.5 Electrical Characteristics
All minimum/maximum specifications at TA = –40°C to 105°C, AVDD = 4.5 V to 5.5 V, DVDD = 2.7 V to 5.5 V, VINP = –250
mV to 250 mV, VINN = 0 V, and sinc3 filter with OSR = 256, unless otherwise noted.
Typical values are at TA = 25°C, AVDD = 5 V, and DVDD = 3.3 V.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
RESOLUTION
Resolution
16
Bits
DC ACCURACY
INL
DNL
Integral linearity error(1)
Differential nonlinearity
TA = –40°C to 85°C
TA = –40°C to 105°C
–8
±2
–16
±5
–1
8
LSB
16
LSB
1
LSB
VOS
TCVOS
GERR
TCGERR
PSRR
Offset error(2)
Offset error thermal drift
Gain error(2)
Gain error thermal drift
Power-supply rejection ratio
–1
–3.5
–2%
±0.1
±1
±0.5%
±30
79
1
mV
3.5 μV/°C
2%
ppm/°C
dB
ANALOG INPUTS
FSR
Full-scale differential voltage input range
VINP – VINN
±320
mV
Specified FSR
VCM
Operating common-mode signal(3)
CI
Input capacitance to AGND
CID
Differential input capacitance
RID
Differential input resistance
IIL
Input leakage current
VINP or VINN
VINP – VINN = ±250 mV
VINP – VINN = ±320 mV
–250
250
mV
–160
AVDD
mV
7
pF
3.5
pF
12.5
kΩ
–10
10
μA
–50
50
μA
CMTI
Common-mode transient immunity
15
kV/μs
CMRR
Common-mode rejection ratio
EXTERNAL CLOCK
VIN from 0 V to 5 V at 0 Hz
VIN from 0 V to 5 V at 100 kHz
108
dB
114
dB
tCLKIN
fCLKIN
Clock period
Input clock frequency
DutyCLKIN Duty cycle
AC ACCURACY
5 MHz ≤ fCLKIN < 20 MHz
20 MHz ≤ fCLKIN ≤ 22 MHz
45.5
5
40%
45%
50
20
50%
50%
200
22
60%
55%
ns
MHz
SINAD
Signal-to-noise + distortion
SNR
Signal-to-noise ratio
THD
Total harmonic distortion
SFDR
Spurious-free dynamic range
DIGITAL INPUTS(3)
fIN = 1kHz, TA = –40°C to 85°C
fIN = 1kHz, TA = –40°C to 105°C
fIN = 1kHz, TA = –40°C to 85°C
fIN = 1kHz, TA = –40°C to 105°C
fIN = 1kHz, TA = –40°C to 85°C
fIN = 1kHz, TA = –40°C to 105°C
fIN = 1kHz, TA = –40°C to 85°C
fIN = 1kHz, TA = –40°C to 105°C
78
87
70
87
84
88
83
88
–96
–96
82
96
72
96
dB
dB
dB
dB
–80
dB
–70
dB
dB
dB
IIN
Input current
CIN
Input capacitance
CMOS logic family
VIN = DVDD to DGND
–10
10
μA
5
pF
CMOS with Schmitt-trigger
VIH
High-level input voltage
VIL
Low-level input voltage
LVCMOS logic family
DVDD = 4.5V to 5.5V
DVDD = 4.5V to 5.5V
0.7DVDD
DVDD + 0.3
V
–0.3
0.3DVDD
V
LVCMOS
VIH
High-level input voltage
DVDD = 2.7 V to 3.6 V
2
DVDD + 0.3
V
(1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer
function expressed as number of LSBs or as a percent of the specified 500-mV input range.
(2) Maximum values, including temperature drift, are ensured over the full specified temperature range.
(3) Ensured by design.
6
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: AMC1204 AMC1204B