English
Language : 

LM3S812_16 Datasheet, PDF (515/590 Pages) Texas Instruments – Stellaris LM3S812 Microcontroller
Stellaris® LM3S812 Microcontroller
Register 11: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044
This register controls the interrupt and ADC trigger generation capabilities of the PWM generator.
The events that can cause an interrupt or an ADC trigger are:
■ The counter being equal to the load register
■ The counter being equal to zero
■ The counter being equal to the comparator A register while counting up
■ The counter being equal to the comparator A register while counting down
■ The counter being equal to the comparator B register while counting up
■ The counter being equal to the comparator B register while counting down
Any combination of these events can generate either an interrupt, or an ADC trigger; though no
determination can be made as to the actual event that caused an ADC trigger if more than one is
specified.
PWM0 Interrupt and Trigger Enable (PWM0INTEN)
Base 0x4002.8000
Offset 0x044
Type R/W, reset 0x0000.0000
31
30
29
28
27
26
25
24
23
22
reserved
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
0
0
0
0
0
0
0
0
0
0
Type
Reset
15
14
reserved
RO
RO
0
0
13
12
11
10
9
8
TrCmpBD TrCmpBU TrCmpAD TrCmpAU TrCntLoad TrCntZero
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
7
6
reserved
RO
RO
0
0
21
20
19
18
17
16
RO
RO
RO
RO
RO
RO
0
0
0
0
0
0
5
4
3
2
1
0
IntCmpBD IntCmpBU IntCmpAD IntCmpAU IntCntLoad IntCntZero
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
Bit/Field
31:14
13
Name
reserved
TrCmpBD
Type
RO
R/W
Reset
0x00
0
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Trigger for Counter=Comparator B Down
Value Description
1 An ADC trigger pulse is output when the counter matches the
value in the PWMnCMPB register value while counting down.
0 No ADC trigger is output.
12
TrCmpBU
R/W
0
Trigger for Counter=Comparator B Up
Value Description
1 An ADC trigger pulse is output when the counter matches the
value in the PWMnCMPB register value while counting up.
0 No ADC trigger is output.
July 14, 2014
515
Texas Instruments-Production Data