TMS320DM6433_17 Datasheet, PDF (41/271 Pages) Texas Instruments – Digital Media Processor

www.ti.com
TMS320DM6433
Digital Media Processor
SPRS343C – NOVEMBER 2006 – REVISED JUNE 2008
Table 2-14. DDR2 Memory Controller Terminal Functions
SIGNAL
NAME
ZWT
NO.
ZDU
NO.
TYPE ⁽¹⁾
DDR_CLK
DDR_CLK
DDR_CKE
DDR_CS
DDR_WE
DDR_DQM[3]
DDR_DQM[2]
DDR_DQM[1]
DDR_DQM[0]
DDR_RAS
DDR_CAS
DDR_DQS[0]
DDR_DQS[1]
DDR_DQS[2]
DDR_DQS[3]
DDR_BA[0]
DDR_BA[1]
DDR_BA[2]
DDR_A[12]
DDR_A[11]
DDR_A[10]
DDR_A[9]
DDR_A[8]
DDR_A[7]
DDR_A[6]
DDR_A[5]
DDR_A[4]
DDR_A[3]
DDR_A[2]
DDR_A[1]
DDR_A[0]
W7 AB7
W8 AB8
V8 AA8
T9 Y11
T8 Y10
T16 Y18
T14 Y15
T6
Y7
T4
Y4
U7 Y8
T7
Y9
U4 AA4
U6 AA7
U14 AA15
U16 AA18
U8
V9
U9
W9
W10
U10
U11
V10
V11
W11
W12
V12
U12
V13
U13
W13
AA9
AB9
AB10
AA10
AA11
AB11
AA12
Y12
AB12
AA13
Y13
AB13
AA14
Y14
AB14
AB15
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
I/O/Z
OTHER ^{(2) (3)}
DESCRIPTION
DDR2 Memory Controller
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DV_DDR2
DDR2 Clock Output
DDR2 Differential Clock Output
DDR2 Clock Enable Output
DDR2 Active Low Chip Select Output
DDR2 Active Low Write Enable Output
DDR2 Data Mask Outputs
DQM3: For upper byte data bus DDR_D[31:24]
DQM2: For DDR_D[23:16]
DQM1: For DDR_D[15:8]
DQM0: For lower byte DDR_D[7:0]
DDR2 Row Access Signal Output
DDR2 Column Access Signal Output
Data Strobe Input/Outputs for each byte of the 32-bit data bus. They
are outputs to the DDR2 memory when writing and inputs when
reading. They are used to synchronize the data transfers.
DQS3 : For upper byte DDR_D[31:24]
DQS2: For DDR_D[23:16]
DQS1: For DDR_D[15:8]
DQS0: For bottom byte DDR_D[7:0]
DV_DDR2
Bank Select Outputs (BA[2:0]). Two are required to support 1Gb DDR2
memories.
DV_DDR2
DDR2 Address Bus Output
(1) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
(2) IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see Section 3.9.1, Pullup/Pulldown Resistors.
(3) Fore more information, see the Recommended Operating Conditions table
Submit Documentation Feedback
Device Overview
41