DAC8565ICPWG4 Datasheet, PDF (33/49 Pages) Texas Instruments – 16-Bit, Quad Channel, Ultra-Low Glitch, Voltage Output

DAC8565
www.ti.com
SBAS411C – JUNE 2007 – REVISED MARCH 2011
Example 5: Power-Down All Channels Simultaneously while Reference is Always Powered Up
• 1st: Write sequence for enabling the DAC8565 internal reference all the time:
DB23
0
DB22
0
DB21
(LD1)
0
DB20
(LD0)
0
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
0
0
DB16
(PD0)
1
• 2nd: Write sequence to power-down all DACs to high-impedance:
DB15
0
DB14
0
DB13
0
DB12 DB11–DB0
1
X
DB23
0
DB22
0
DB21
(LD1)
1
DB20
(LD0)
1
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
1
0
DB16
(PD0)
1
DB15
1
DB14
1
DB13
X
DB12 DB11–DB0
X
X
The DAC A, DAC B, DAC C, and DAC D analog outputs sequentially power-down to high-impedance upon
completion of the first and second write sequences, respectively.
Example 6: Write a Specific Value to All DACs while Reference is Always Powered Down
• 1st: Write sequence for disabling the DAC8565 internal reference all the time (after this sequence, the
DAC8565 requires an external reference source to function):
DB23
0
DB22
0
DB21
(LD1)
0
DB20
(LD0)
0
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
0
0
DB16
(PD0)
1
• 2nd: Write sequence to write specified data to all DACs:
DB15
0
DB14
0
DB13
1
DB12 DB11–DB0
0
X
DB23
0
DB22
0
DB21
(LD1)
1
DB20
(LD0)
1
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
1
0
DB16
(PD0)
0
DB15
D15
DB14
D14
DB13
D13
DB12 DB11–DB0
D12
D11–D0
The DAC A, DAC B, DAC C, and DAC D analog outputs simultaneously settle to the specified values upon
completion of the fourth write sequence. (The DAC voltages update simultaneously after the 24th SCLK falling
edge of the fourth write cycle). Reference is always powered-down.
Example 7: Write a Specific Value to DAC A, while Reference is Placed in Default Mode and All Other
DACs are Powered Down to High-Impedance
• 1st: Write sequence for placing the DAC8565 internal reference into default mode. Alternately, this step can
be replaced by performing a power-on reset (see the Power-On Reset section):
DB23
0
DB22
0
DB21
(LD1)
0
DB20
(LD0)
0
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
0
0
DB16
(PD0)
1
DB15
0
DB14
0
DB13
0
DB12 DB11–DB0
0
X
• 2nd: Write sequence to power-down all DACs to high-impedance (after this sequence, the DAC8565 internal
reference powers down automatically):
DB23
0
DB22
0
DB21
(LD1)
1
DB20
(LD0)
1
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
1
0
DB16
(PD0)
1
DB15
1
DB14
1
DB13
X
DB12 DB11–DB0
X
X
• 3rd: Write sequence to power-up DAC A to a specified value (after this sequence, the DAC8565 internal
reference powers up automatically):
DB23
0
DB22
0
DB21
(LD1)
0
DB20
(LD0)
1
DB19
0
DB18
DB17
(DAC Sel 1) (DAC Sel 0)
0
0
DB16
(PD0)
0
DB15
D15
DB14
D14
DB13
D13
DB12 DB11–DB0
D12
D11–D0
The DAC B, DAC C, and DAC D analog outputs simultaneously power-down to high-impedance, and DAC A
settles to the specified value upon completion.
Copyright © 2007–2011, Texas Instruments Incorporated
Product Folder Link(s): DAC8565
Submit Documentation Feedback
33