LMH0384 Datasheet, PDF (3/29 Pages) National Semiconductor (TI) – 3 Gbps HD/SD SDI Extended Reach and Configurable Adaptive Cable Equalizer

www.ti.com
5 Pin Configuration and Functions
RUM Package
16-Pin WQFN
Top View
LMH0384
SNLS308G – APRIL 2009 – REVISED JUNE 2015
16 15 14 13
V_EE 1
SDI 2
SDI ³
SPI_EN 4
LMH0384
56 7 8
12 AUTO SLEEP
11 SDO
10 SDO
9 VEE
DAP = V_EE
NOTE: The exposed die attach pad is a negative electrical terminal for this device. It should be connected to the negative
power supply voltage.
Pin Functions – Pin Mode (non-SPI) / SPI_EN = GND / LMH0344 Compatible
PIN
I/O, TYPE DESCRIPTION
NO.
NAME
1
V_EE
Ground Negative power supply (ground).
2
SDI
I, SDI
Serial data true input.
3
SDI
I, SDI
Serial data complement input.
4
SPI_EN
I, LVCMOS SPI register access enable. This pin has an internal pulldown.
H = SPI register access mode.
L = Pin mode.
5
AEC+
I/O, Analog AEC loop filter external capacitor (1-µF) positive connection.
6
AEC-
I/O, Analog AEC loop filter external capacitor (1-µF) negative connection.
7
BYPASS
I, LVCMOS Equalization bypass. This pin has an internal pulldown.
H = Equalization is bypassed (no equalization occurs).
L = Normal operation.
8
MUTE_REF
I, Analog Mute reference input. Sets the threshold for CD and (with CD tied to MUTE) determines the
maximum cable to be equalized before muting. MUTE_REF may be either unconnected or
connected to ground for normal CD operation.
9
V_EE
I, LVCMOS Connect this pin to ground or drive it logic low.
10
SDO
O, LVDS Serial data complement output.
11
SDO
O, LVDS Serial data true output.
12
AUTO
I, LVCMOS Auto Sleep. AUTO SLEEP has precedence over MUTE and BYPASS. This pin has an
SLEEP
internal pullup.
H = Device will power down when no input is detected.
L = Normal operation (device will not enter auto power down).
13
V_CC
Power
Positive power supply (+3.3 V).
14
MUTE
I, LVCMOS Output mute. CD may be tied to this pin to inhibit the output when no input signal is present.
MUTE has precedence over BYPASS. This pin has an internal pulldown.
H = Outputs forced to a muted state (logic zero).
L = Outputs enabled.
15
CD
O, LVCMOS Carrier detect.
H = No input signal detected.
L = Input signal detected.
16
V_CC
Power
Positive power supply (+3.3 V).
—
V_EE
Ground Connect exposed DAP to negative power supply (ground).
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: LMH0384
Submit Documentation Feedback
3