DS92LV2421SQX-NOPB Datasheet, PDF (28/50 Pages) Texas Instruments – DS92LV2421/DS92LV2422 10 to 75 MHz, 24-bit Channel Link II Serializer and Deserializer

DS92LV2421, DS92LV2422
SNLS321B – MAY 2010 – REVISED APRIL 2013
www.ti.com
Des — Oscillator Output — Optional
The Des provides an optional clock output when the input clock (serial stream) has been lost. This is based on
an internal oscillator. The frequency of the oscillator may be selected. This feature may be controlled by the
external pin or by register. See Table 9 and Table 10.
Serial
Input
X
X
Static
Static
Active
Table 8. OSS_SEL and PDB Configuration — Des Outputs
INPUTS
PDB
L
L
H
H
H
OSS_SEL
L
H
L
H
X
CLKOUT
Z
L
Z
L
Active
OUTPUTS
DO[23:0],
CO1, CO2,
CO3
LOCK
Z
Z
L
L
Z
L
L
L
Active
H
PASS
Z
H
H
H
H
Table 9. OSC (Oscillator) Mode — Des Output
INPUTS
Embedded CLK
See ⁽¹⁾
Present
CLKOUT
OSC
Output
Toggling
OUTPUTS
DO[23:0]/CO1/CO2
/CO3
LOCK
L
L
Active
H
(1) Absent and OSC_SEL ≠ 000
PASS
H
H
PDB
(DES)
RIN
(Diff.)
active serial stream
X
LOCK
Z
L
DO[23:0],
CO1,CO2,CO3 _Z
CLKOUT*
(DES) _Z
PASS
H
Z
OFF
Locking
CONDITIONS: * RFB = L, and OSS_SEL = L
H
H
L
Z
Z
Active
C0 or C1 Error
In Bit Stream
(Loss of LOCK)
Active
Z
Z
Z
Z
OFF
Figure 23. Des Outputs with Output State Select Low (OSS_SEL = L)
28
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV2421 DS92LV2422