English
Language : 

TLC59116-Q1 Datasheet, PDF (24/39 Pages) Texas Instruments – 16-Channel Constant-Current LED Sink Driver
TLC59116-Q1
SLDS223A – MARCH 2016 – REVISED MARCH 2016
www.ti.com
9.6.1 Mode Register 1 (MODE1)
Table 5 describes Mode Register 1.
Table 5. MODE1 – Mode Register 1 (Address 00h) Bit Description
BIT
SYMBOL
ACCESS (1)
VALUE
DESCRIPTION
7
AI2
0 (2) Register auto-increment disabled
R
1
Register auto-increment enabled
6
AI1
0 (2) Auto-increment bit 1 = 0
R
1
Auto-increment bit 1 = 1
5
AI0
0 (2) Auto-increment bit 0 = 0
R
1
Auto-increment bit 0 = 1
4
OSC
R/W
0
Normal mode (3)
1 (2) Oscillator off.
3
SUB1
R/W
0 (2) Device does not respond to I2C Bus subaddress 1.
1
Device responds to I2C Bus subaddress 1.
2
SUB2
R/W
0 (2) Device does not respond to I2C Bus subaddress 2.
1
Device responds to I2C Bus subaddress 2.
1
SUB3
R/W
0 (2) Device does not respond to I2 CBus subaddress 3.
1
Device responds to I2C Bus subaddress 3.
0
ALLCALL
R/W
0
Device does not respond to LED All Call I2C Bus address.
1 (2) Device responds to LED All Call I2C Bus address.
(1) R = read, W = write
(2) Default value
(3) Requires 500 μs maximum for the oscillator to be up and running once OSC bit has been set to logic 1. Timings on LED outputs are not
ensured if PWMx, GRPPWM, or GRPFREQ registers are accessed within the 500-μs window.
NOTE
The OSC bit (Bit 4) must be set to 0 before any outputs will turn on. Proper operation
requires this bit to be 0. Setting the bit to a 1 will turn all channels off.
9.6.2 Mode Register 2 (MODE2)
Table 6 describes Mode Register 2.
Table 6. MODE2 – Mode Register 2 (Address 01h) Bit Description
BIT
SYMBOL
ACCESS (1)
VALUE
DESCRIPTION
7
EFCLR
R/W
0 (2) Enable error status flag
1
Clear error status flag
6
R
0 (2) Reserved
5
DMBLNK
R/W
0 (2) Group control = dimming
1
Group control = blinking
4
R
0 (2) Reserved
3
OCH
R/W
0 (2) Outputs change on Stop command (3)
1
Outputs change on ACK
2:0
R
000 (2) Reserved
(1) R = read, W = write
(2) Default value
(3) Change of the outputs at the Stop command allows synchronizing outputs of more than one TLC59116-Q1. Applicable to registers from
02h (PWM0) to 17h (LEDOUT3) only.
24
Submit Documentation Feedback
Product Folder Links: TLC59116-Q1
Copyright © 2016, Texas Instruments Incorporated