TMS320DM6441_17 Datasheet, PDF (231/236 Pages) Texas Instruments – Digital Media System-on-Chip

TMS320DM6441
www.ti.com
BIT
31:28
27:12
11-1
0
SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010
Table 6-119. JTAG ID Register Selection Bit Descriptions
NAME
VARIANT
PART NUMBER
MANUFACTURER
LSB
DESCRIPTION
Variant (4-Bit) value. DM6441 value: 0000 for silicon revisions 1.3 and earlier, and 0001 for
silicon revision 2.1 and later.
Part Number (16-Bit) value. DM6441 value: 1011 0111 0000 0000.
Manufacturer (11-Bit) value. DM6441 value: 0000 0010 111.
LSB. This bit is read as a "1" for DM6441.
6.26.2 JTAG Test-Port Electrical Data/Timing
Table 6-120. Timing Requirements for JTAG Test Port (see Figure 6-84)
NO.
1
t_c(TCK)
2
t_w(TCKH)
3
t_w(TCKL)
4
t_c(RTCK)
5
t_w(RTCKH)
6
t_w(RTCKL)
7
t_{su(TDIV-RTCKH)}
8
t_{h(RTCKH-TDIV)}
Cycle time, TCK
Pulse duration, TCK high
Pulse duration, TCK low
Cycle time, RTCK
Pulse duration, RTCK high
Pulse duration, RTCK low
Setup time, TDI/TMS valid before RTCK high
Hold time, TDI/TMS valid after RTCK high
1.05 V and
1.2 V
MIN MAX
20
8
8
20
10
10
10
1
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
Table 6-121. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port
(see Figure 6-84)
NO.
9
t_{d(RTCKL-TDOV)}
PARAMETER
Delay time, RTCK low to TDO valid
1.05 V and
1.2 V
MIN MAX
15
UNIT
ns
TCK
RTCK
1
2
3
4
5
6
TDO
TDI/TMS
9
8
7
Figure 6-84. JTAG Test-Port Timing
Copyright © 2006–2010, Texas Instruments Incorporated
Peripheral and Electrical Specifications 231
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6441