TMS320DM6441_17 Datasheet, PDF (211/236 Pages) Texas Instruments – Digital Media System-on-Chip

www.ti.com
HEX ADDRESS RANGE
01C8 0200
01C8 0204
01C8 0208
01C8 020C
01C8 0210
01C8 0214
01C8 0218
01C8 021C
01C8 0220
01C8 0224
01C8 0228
01C8 022C
01C8 0230
01C8 0234
01C8 0238
01C8 023C
01C8 0240
01C8 0244
01C8 0248
01C8 024C
01C8 0250
01C8 0254
01C8 0258
01C8 025C
01C8 0260
01C8 0264
01C8 0268
01C8 026C
01C8 0270
01C8 0274
01C8 0278
01C8 027C
01C8 0280
01C8 0284
01C8 0288
01C8 028C
TMS320DM6441
SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010
Table 6-87. EMAC Statistics Registers
ACRONYM
RXGOODFRAMES
RXBCASTFRAMES
RXMCASTFRAMES
RXPAUSEFRAMES
RXCRCERRORS
RXALIGNCODEERRORS
RXOVERSIZED
RXJABBER
RXUNDERSIZED
RXFRAGMENTS
RXFILTERED
RXQOSFILTERED
RXOCTETS
TXGOODFRAMES
TXBCASTFRAMES
TXMCASTFRAMES
TXPAUSEFRAMES
TXDEFERRED
TXCOLLISION
TXSINGLECOLL
TXMULTICOLL
TXEXCESSIVECOLL
TXLATECOLL
TXUNDERRUN
TXCARRIERSENSE
TXOCTETS
FRAME64
FRAME65T127
FRAME128T255
FRAME256T511
FRAME512T1023
FRAME1024TUP
NETOCTETS
RXSOFOVERRUNS
RXMOFOVERRUNS
RXDMAOVERRUNS
REGISTER NAME
Good Receive Frames Register
Broadcast Receive Frames Register
(Total number of good broadcast frames received)
Multicast Receive Frames Register
(Total number of good multicast frames received)
Pause Receive Frames Register
Receive CRC Errors Register (Total number of frames received with
CRC errors)
Receive Alignment/Code Errors Register
(Total number of frames received with alignment/code errors)
Receive Oversized Frames Register
(Total number of oversized frames received)
Receive Jabber Frames Register
(Total number of jabber frames received)
Receive Undersized Frames Register
(Total number of undersized frames received)
Receive Frame Fragments Register
Filtered Receive Frames Register
Received QOS Filtered Frames Register
Receive Octet Frames Register
(Total number of received bytes in good frames)
Good Transmit Frames Register
(Total number of good frames transmitted)
Broadcast Transmit Frames Register
Multicast Transmit Frames Register
Pause Transmit Frames Register
Deferred Transmit Frames Register
Transmit Collision Frames Register
Transmit Single Collision Frames Register
Transmit Multiple Collision Frames Register
Transmit Excessive Collision Frames Register
Transmit Late Collision Frames Register
Transmit Underrun Error Register
Transmit Carrier Sense Errors Register
Transmit Octet Frames Register
Transmit and Receive 64 Octet Frames Register
Transmit and Receive 65 to 127 Octet Frames Register
Transmit and Receive 128 to 255 Octet Frames Register
Transmit and Receive 256 to 511 Octet Frames Register
Transmit and Receive 512 to 1023 Octet Frames Register
Transmit and Receive 1024 to 1518 Octet Frames Register
Network Octet Frames Register
Receive FIFO or DMA Start of Frame Overruns Register
Receive FIFO or DMA Middle of Frame Overruns Register
Receive DMA Start of Frame and Middle of Frame Overruns
Register
Copyright © 2006–2010, Texas Instruments Incorporated
Peripheral and Electrical Specifications 211
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6441