ADS6445-EP_13 Datasheet, PDF (23/66 Pages) Texas Instruments – QUAD CHANNEL, 14 BIT, 125/105 MSPS ADC WITH SERIAL LVDS OUTPUTS

www.ti.com
PIN CONFIGURATION (2-WIRE INTERFACE)
ADS644x
RGC PACKAGE
(TOP VIEW)
ADS6445-EP
ADS6444-EP
SLAS573C – FEBRUARY 2008 – REVISED MAY 2013
DA1_P
DA1_M
DA0_P
DA0_M
CAP
RESET
LVDD
AGND
AVDD
AGND
INA_M
INA_P
AGND
INB_M
INB_P
AGND
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
1
48
2
47
3
46
4
45
5
44
6
43
7
42
8
41
PAD
9
40
10
39
11
38
12
37
13
36
14
35
15
34
16
33
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
DD0_M
DD0_P
DD1_M
DD1_P
SCLK
SDATA
SEN
PDN
AVDD
AGND
IND_M
IND_P
AGND
INC_M
INC_P
AGND
P0056-04
PINS
NAME
NO.
SUPPLY AND GROUND PINS
AVDD
9, 17, 19, 27, 32,
40
AGND
8, 10, 13, 16, 18,
23, 26, 31, 33, 36,
39
LVDD
7, 49, 64
LGND
54, 59
INPUT PINS
CLKP, CLKM
24, 25
INA_P, INA_M
12, 11
PIN ASSIGNMENTS (2-WIRE INTERFACE)
I/O
NO. OF
PINS
DESCRIPTION
6
Analog power supply
11
Analog ground
3
Digital power supply
2
Digital ground
I
2
Differential input clock pair
I
2
Differential input signal pair, channel A. If unused, the pins should be tied to VCM. Do not
float.
Copyright © 2008–2013, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: ADS6445-EP ADS6444-EP