English
Language : 

TLC5971_15 Datasheet, PDF (20/45 Pages) Texas Instruments – 12-Channel, 16-Bit, Enhanced Spectrum, PWM, RGB, LED Driver
TLC5971
SBVS146D – AUGUST 2010 – REVISED DECEMBER 2015
www.ti.com
Table 3 summarizes the GS data values versus the output total ON-time and duty cycle. When the IC is powered
up, BLANK (bit 213) is set to 1 to force all outputs off; however, the 224-bit shift register and the 218-bit data
latch are not set to default values. Therefore, the GS data must be written to the data latch when BLANK (bit
213) is set to 0.
GS DATA
(DECIMAL)
0
1
2
3
—
8191
8192
8193
—
16383
16384
16385
—
24575
24576
24577
—
32765
32766
32767
Table 3. Output Duty Cycle and Total On-Time versus GS Data
GS DATA (HEX)
0
1
2
3
—
1FFF
2000
2001
—
3FFF
4000
4001
—
5FFF
6000
6001
—
7FFD
7FFE
7FFF
ON-TIME DUTY (%)
0
0.002
0.003
0.005
—
12.499
12.5
12.502
—
24.999
25
25.002
—
37.499
37.501
37.502
—
49.996
49.998
49.999
GS DATA
(DECIMAL)
32768
32769
32770
32771
—
40959
40960
40961
—
49149
49150
49151
—
57343
57344
57345
—
65533
65534
65535
GS DATA (HEX)
8000
8001
8002
8003
—
9FFF
A000
A001
—
BFFF
C000
C001
—
DFFF
E000
E001
—
FFFD
FFFE
FFFF
ON-TIME DUTY (%)
50.001
50.002
50.004
50.005
—
62.499
62.501
62.502
—
74.997
74.998
75
—
87.5
87.501
87.503
—
99.997
99.998
100
8.5.3 Enhanced Spectrum (ES) PWM Control
Enhanced spectrum (ES) PWM has the total display period divided into 128 display segments. The total display
period refers the period between the first grayscale clock input to the 65536th grayscale clock input after BLANK
(bit 213) is set to 0. Each display period has 512 grayscale values, maximum. Each output on-time changes
depending on the grayscale data. Refer to Table 4 for sequence information and Figure 27 for timing information.
GS DATA
(DEC)
0
1
2
3
4
5
6
—
GS DATA
(HEX)
0000h
0001h
0002h
0003h
0004h
0005h
0006h
—
Table 4. ES-PWM Drive Turnon Time Length
OUTn DRIVER OPERATION
Does not turn on
Turns on during one GS clock period in the 1st display period
Turns on during one GS clock period in the 1st and 65th display period
Turns on during one GS clock period in the 1st, 33rd, and 65th display period
Turns on during one GS clock period in the 1st, 33rd, 65th, and 97th display period
Turns on during one GS clock period in the 1st, 17th, 33rd, 65th, and 97th display period
Turns on during one GS clock period in the 1st, 17th, 33rd, 65th, 81st, and 97th display period
The number of display periods that OUTXn is turned on during one GS clock is incremented by the GS
data increasing in the following order. The order of display periods that the output turns on are:
1, 65, 33, 97, 17, 81, 49, 113, 9, 73, 41, 105, 25, 89, 57, 121, 5, 69, 37, 101, 21, 85, 53, 117, 13, 77,
45, 109, 29, 93, 61, 125, 3, 67, 35, 99, 19, 83, 51, 115, 11, 75, 43, 107, 27, 91, 59, 123, 7, 71, 39, 103,
23, 87, 55, 119, 15, 79, 47, 111, 31, 95, 63, 127, 2, 66, 34, 98, 18, 82, 50, 114, 10, 74, 42, 106, 26, 90,
58, 122, 6, 70, 38, 102, 22, 86, 54, 118, 14, 78, 46, 110, 30, 94, 62, 126, 4, 68, 36, 100, 20, 84, 52,
116, 12, 76, 44, 108, 28, 92, 60, 124, 8, 72, 40, 104, 24, 88, 56, 120, 16, 80, 48, 112, 32, 96, 64, and
128.
20
Submit Documentation Feedback
Product Folder Links: TLC5971
Copyright © 2010–2015, Texas Instruments Incorporated