LM3S9D96 Datasheet, PDF (20/1407 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

Table of Contents
List of Registers
The Cortex-M3 Processor ............................................................................................................. 70
Register 1: Cortex General-Purpose Register 0 (R0) ........................................................................... 77
Register 2: Cortex General-Purpose Register 1 (R1) ........................................................................... 77
Register 3: Cortex General-Purpose Register 2 (R2) ........................................................................... 77
Register 4: Cortex General-Purpose Register 3 (R3) ........................................................................... 77
Register 5: Cortex General-Purpose Register 4 (R4) ........................................................................... 77
Register 6: Cortex General-Purpose Register 5 (R5) ........................................................................... 77
Register 7: Cortex General-Purpose Register 6 (R6) ........................................................................... 77
Register 8: Cortex General-Purpose Register 7 (R7) ........................................................................... 77
Register 9: Cortex General-Purpose Register 8 (R8) ........................................................................... 77
Register 10: Cortex General-Purpose Register 9 (R9) ........................................................................... 77
Register 11: Cortex General-Purpose Register 10 (R10) ....................................................................... 77
Register 12: Cortex General-Purpose Register 11 (R11) ........................................................................ 77
Register 13: Cortex General-Purpose Register 12 (R12) ....................................................................... 77
Register 14: Stack Pointer (SP) ........................................................................................................... 78
Register 15: Link Register (LR) ............................................................................................................ 79
Register 16: Program Counter (PC) ..................................................................................................... 80
Register 17: Program Status Register (PSR) ........................................................................................ 81
Register 18: Priority Mask Register (PRIMASK) .................................................................................... 85
Register 19: Fault Mask Register (FAULTMASK) .................................................................................. 86
Register 20: Base Priority Mask Register (BASEPRI) ............................................................................ 87
Register 21: Control Register (CONTROL) ........................................................................................... 88
Cortex-M3 Peripherals ................................................................................................................. 113
Register 1: SysTick Control and Status Register (STCTRL), offset 0x010 ........................................... 124
Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014 .............................................. 126
Register 3: SysTick Current Value Register (STCURRENT), offset 0x018 ........................................... 127
Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100 .................................................................. 128
Register 5: Interrupt 32-54 Set Enable (EN1), offset 0x104 ................................................................ 129
Register 6: Interrupt 0-31 Clear Enable (DIS0), offset 0x180 .............................................................. 130
Register 7: Interrupt 32-54 Clear Enable (DIS1), offset 0x184 ............................................................ 131
Register 8: Interrupt 0-31 Set Pending (PEND0), offset 0x200 ........................................................... 132
Register 9: Interrupt 32-54 Set Pending (PEND1), offset 0x204 ......................................................... 133
Register 10: Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280 ................................................... 134
Register 11: Interrupt 32-54 Clear Pending (UNPEND1), offset 0x284 .................................................. 135
Register 12: Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300 ............................................................. 136
Register 13: Interrupt 32-54 Active Bit (ACTIVE1), offset 0x304 ........................................................... 137
Register 14: Interrupt 0-3 Priority (PRI0), offset 0x400 ......................................................................... 138
Register 15: Interrupt 4-7 Priority (PRI1), offset 0x404 ......................................................................... 138
Register 16: Interrupt 8-11 Priority (PRI2), offset 0x408 ....................................................................... 138
Register 17: Interrupt 12-15 Priority (PRI3), offset 0x40C .................................................................... 138
Register 18: Interrupt 16-19 Priority (PRI4), offset 0x410 ..................................................................... 138
Register 19: Interrupt 20-23 Priority (PRI5), offset 0x414 ..................................................................... 138
Register 20: Interrupt 24-27 Priority (PRI6), offset 0x418 ..................................................................... 138
Register 21: Interrupt 28-31 Priority (PRI7), offset 0x41C .................................................................... 138
Register 22: Interrupt 32-35 Priority (PRI8), offset 0x420 ..................................................................... 138
20
January 23, 2012
Texas Instruments-Production Data