DS50PCI402_15 Datasheet, PDF (14/38 Pages) Texas Instruments – DS50PCI402 2.5 Gbps / 5.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis

DS50PCI402
SNLS320H – APRIL 2010 – REVISED MARCH 2013
www.ti.com
Electrical Characteristics (continued)
Over recommended operating supply and temperature ranges with default register settings unless other specified.
(1) (2)
T_PPSK
Symbol
EQUALIZATION
DJE1
DJE2
DJE3
DJE4
RJ
DE-EMPHASIS
DJD1
Parameter
Conditions
Min
Part to Part
Propagation Delay
Skew
T_A = 25C,V_DD = 2.5V
Residual Deterministic
Jitter at 5 Gbps
Residual Deterministic
Jitter at 2.5 Gbps
Residual Deterministic
Jitter at 5 Gbps
Residual Deterministic
Jitter at 2.5 Gbps
Random Jitter
42” of 5 mil stripline FR4,
EQ1,0=F,1; K28.5 pattern,
DEMx=0, Tx Launch Amplitude 1.0
Vp-p, SD_TH=F. ^{(13) (14)}
42” of 5 mil stripline FR4,
EQ1,0=F,1; K28.5 pattern,
DEMx=0, Tx Launch Amplitude 1.0
Vp-p, SD_TH=F. ^{(13) (14)}
7 meters of 24 AWG PCIe cable,
EQ1,0=1,0; K28.5 pattern,
DEMx=0, Tx Launch Amplitude 1.0
Vp-p, SD_TH=F. ^{(13) (14)}
7 meters of 24 AWG PCIe cable,
EQ1,0=1,0; K28.5 pattern,
DEMx=0, Tx Launch Amplitude 1.0
Vp-p, SD_TH=F. ^{(13) (14)}
Tx Launch Amplitude 1.0 Vp-p,
SD_TH=F, Repeating 1100b
(D24.3) pattern. ⁽¹³⁾
Residual Deterministic
Jitter at 5 Gbps
28” of 5 mil stripline FR4,
EQ1,0=F,F; K28.5 pattern,
DEM1,0=F,1; Tx Launch
Amplitude 1.0 Vp-p, SD_TH=F. ⁽¹³⁾
(14)
Typ
Max
35
0.02
0.09
0.02
0.04
0.02
0.11
0.03
0.07
<0.5
0.02
0.09
DJD2
Residual Deterministic
Jitter at 2.5 Gbps
28” of 5 mil microstrip FR4,
EQ1,0=F,F; K28.5 pattern,
DEM1,0=F,0; Tx Launch
Amplitude 1.0 Vp-p, SD_TH=F. ⁽¹⁵⁾
(16)
0.03
0.05
DJD3
Residual Deterministic
Jitter at 5 Gbps
7 meters of 24 AWG PCIe cable,
EQ1,0=F,F; K28.5 pattern,
DEM1,0=F,1; Tx Launch
Amplitude 1.0 Vp-p, SD_TH=F. ⁽¹⁵⁾
(16)
0.03
0.13
DJD4
Residual Deterministic
Jitter at 2.5 Gbps
7 meters of 24 AWG PCIe cable,
EQ1,0=F,F; K28.5 pattern,
DEM1,0=F,0; Tx Launch
Amplitude 1.0 Vp-p, SD_TH=F. ⁽¹⁵⁾
(16)
0.04
0.06
Units
ps
UI_P-P
UI_P-P
UI_P-P
UI_P-P
psrms
UI_P-P
UI_P-P
UI_P-P
UI_P-P
(13) Typical values represent most likely parametric norms at V_DD = 2.5V, T_A = 25°C., and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
(14) Residual DJ measurements subtract out deterministic jitter present at the generator outputs. For 2.5 Gbps generator Dj = 0.0275 UI and
for 5.0 Gbps generator Dj = 0.035 UI.
(15) Typical values represent most likely parametric norms at V_DD = 2.5V, T_A = 25°C., and at the Recommended Operation Conditions at the
time of product characterization and are not ensured.
(16) Residual DJ measurements subtract out deterministic jitter present at the generator outputs. For 2.5 Gbps generator Dj = 0.0275 UI and
for 5.0 Gbps generator Dj = 0.035 UI.
Electrical Characteristics — Serial Management Bus Interface
Over recommended operating supply and temperature ranges unless other specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
SERIAL BUS INTERFACE DC SPECIFICATIONS
V_IL
Data, Clock Input Low Voltage
0.8
V
14
Submit Documentation Feedback
Product Folder Links: DS50PCI402
Copyright © 2010–2013, Texas Instruments Incorporated