TMS320DM6431_15 Datasheet, PDF (132/227 Pages) Texas Instruments – Digital Media Processor

TMS320DM6431
Digital Media Processor
SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008
HEX ADDRESS
0x01C0 04AC
0x01C0 04B0
0x01C0 04B4
0x01C0 04B8
0x01C0 04BC
0x01C0 04C0 - 0x01C0 05FF
0x01C0 0600
0x01C0 0604
0x01C0 0608
0x01C0 060C - 0x01C0 061F
0x01C0 0620
0x01C0 0624
0x01C0 0640
0x01C0 0644 - 0x01C0 0FFF
0x01C0 1000
0x01C0 1004
0x01C0 1008
0x01C0 100C
0x01C0 1010
0x01C0 1014
0x01C0 1018
0x01C0 101C
0x01C0 1020
0x01C0 1024
0x01C0 1028
0x01C0 102C
0x01C0 1030
0x01C0 1034
0x01C0 1038
0x01C0 103C
0x01C0 1040
0x01C0 1044
0x01C0 1048 - 0x01C0 104F
0x01C0 1050
0x01C0 1054
0x01C0 1058
0x01C0 105C
0x01C0 1060
0x01C0 1064
0x01C0 1068
0x01C0 106C
0x01C0 1070
0x01C0 1074
0x01C0 1078
0x01C0 1080
0x01C0 1084
Table 6-7. DM6431 EDMA Registers (continued)
ACRONYM
REGISTER NAME
Q2E11
Event Q2 Entry 11 Register
Q2E12
Event Q2 Entry 12 Register
Q2E13
Event Q2 Entry 13 Register
Q2E14
Event Q2 Entry 14 Register
Q2E15
Event Q2 Entry 15 Register
Reserved
QSTAT0
Queue 0 Status Register
QSTAT1
Queue 1 Status Register
QSTAT2
Queue 2 Status Register
Reserved
QWMTHRA
Queue Watermark Threshold A Register for Q[2:0]
–
Reserved
CCSTAT
EDMA3CC Status Register
Reserved
Global Channel Registers
ER
Event Register
ERH
Event Register High
ECR
Event Clear Register
ECRH
Event Clear Register High
ESR
Event Set Register
ESRH
Event Set Register High
CER
Chained Event Register
CERH
Chained Event Register High
EER
Event Enable Register
EERH
Event Enable Register High
EECR
Event Enable Clear Register
EECRH
Event Enable Clear Register High
EESR
Event Enable Set Register
EESRH
Event Enable Set Register High
SER
Secondary Event Register
SERH
Secondary Event Register High
SECR
Secondary Event Clear Register
SECRH
Secondary Event Clear Register High
Reserved
IER
Interrupt Enable Register
IERH
Interrupt Enable Register High
IECR
Interrupt Enable Clear Register
IECRH
Interrupt Enable Clear Register High
IESR
Interrupt Enable Set Register
IESRH
Interrupt Enable Set Register High
IPR
Interrupt Pending Register
IPRH
Interrupt Pending Register High
ICR
Interrupt Clear Register
ICRH
Interrupt Clear Register High
IEVAL
Interrupt Evaluate Register
QER
QDMA Event Register
QEER
QDMA Event Enable Register
www.ti.com
132 Peripheral Information and Electrical Specifications
Submit Documentation Feedback