English
Language : 

TMS320VC5504_13 Datasheet, PDF (111/123 Pages) Texas Instruments – Fixed-Point Digital Signal Processor
TMS320VC5504
www.ti.com
SPRS609B – JUNE 2009 – REVISED JANUARY 2010
6.17 General-Purpose Timers
The VC5504 has three 32-bit software programmable Timers. Each timer can be used as a
general- purpose (GP) timer. Timer2 can be configured as either a GP or a Watchdog (WD) or both.
General-purpose timers are typically used to provide interrupts to the CPU to schedule periodic tasks or a
delayed task. A watchdog timer is used to reset the CPU in case it gets into an infinite loop. The GP
timers are 32-bit timers with a 13-bit prescaler that can divide the CPU clock and uses this scaled value as
a reference clock. These timers can be used to generate periodic interrupts. The Watchdog Timer is a
16-bit counter with a 16-bit prescaler used to provide a recovery mechanism for the device in the event of
a fault condition, such as a non-exiting code loop.
The VC5504 Timers support the following:
• 32-bit Programmable Countdown Timer
• 13-bit Prescaler Divider
• Timer Modes:
– 32-bit General-Purpose Timer
– 32-bit Watchdog Timer (Timer2 only)
• Auto Reload Option
• Generates Single Interrupt to CPU (The interrupt is individually latched to determine which timer
triggered the interrupt.)
• Generates Active Low Pulse to the Hardware Reset (Watchdog only)
• Interrupt can be Used for DMA Event
6.17.1 Timers Peripheral Register Description(s)
Table 6-39 through Table 6-42 show the Timer and Watchdog registers.
CPU WORD
ADDRESS
1880h
1882h
1884h
1886h
1888h
188Ah
188Ch
188Eh
Table 6-39. Watchdog Timer Registers (Timer2 only)
ACRONYM
WDKCKLK
WDKICK
WDSVLR
WDSVR
WDENLOK
WDEN
WDPSLR
WDPS
REGISTER DESCRIPTION
Watchdog Kick Lock Register
Watchdog Kick Register
Watchdog Start Value Lock Register
Watchdog Start Value Register
Watchdog Enable Lock Register
Watchdog Enable Register
Watchdog Prescale Lock Register
Watchdog Prescale Register
CPU WORD
ADDRESS
1810h
1812h
1813h
1814h
1815h
Table 6-40. General-Purpose Timer 0 Registers
ACRONYM
TCR
TIMPRD1
TIMPRD2
TIMCNT1
TIMCNT2
REGISTER DESCRIPTION
Timer 0 Control Register
Timer 0 Period Register 1
Timer 0 Period Register 2
Timer 0 Counter Register 1
Timer 0 Counter Register 2
CPU WORD
ADDRESS
1850h
Table 6-41. General-Purpose Timer 1 Registers
ACRONYM
TCR
Timer 1 Control Register
REGISTER DESCRIPTION
Copyright © 2009–2010, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 111
Submit Documentation Feedback
Product Folder Link(s): TMS320VC5504