English
Language : 

LP2996 Datasheet, PDF (11/21 Pages) National Semiconductor (TI) – DDR Termination Regulator
20057509
FIGURE 4. θJA vs Airflow Speed (JEDEC Board with 4
Vias)
Optimizing the θJA and placing the LP2996 in a section of a
board exposed to lower ambient temperature allows the part
to operate with higher power dissipation. The internal power
dissipation can be calculated by summing the three main
sources of loss: output current at VTT, either sinking or sourc-
ing, and quiescent current at AVIN and VDDQ. During the
active state (when shutdown is not held low) the total internal
power dissipation can be calculated from the following equa-
tions:
Where,
PD = PAVIN + PVDDQ + PVTT
PAVIN = IAVIN * VAVIN
PVDDQ = VVDDQ * IVDDQ = VVDDQ2 x RVDDQ
To calculate the maximum power dissipation at VTT both con-
ditions at VTT need to be examined, sinking and sourcing
current. Although only one equation will add into the total,
VTT cannot source and sink current simultaneously.
PVTT = VVTT x ILOAD (Sinking) or
PVTT = ( VPVIN - VVTT) x ILOAD (Sourcing
The power dissipation of the LP2996 can also be calculated
during the shutdown state. During this condition the output
VTT will tri-state, therefore that term in the power equation will
disappear as it cannot sink or source any current (leakage is
negligible). The only losses during shutdown will be the re-
duced quiescent current at AVIN and the constant impedance
that is seen at the VDDQ pin.
PD = PAVIN + PVDDQ
PAVIN = IAVIN x VAVIN
PVDDQ = VVDDQ * IVDDQ = VVDDQ2 x RVDDQ
11
www.ti.com