OMAP3503-HIREL Datasheet, PDF (100/329 Pages) Texas Instruments – OMAP3503-HiRel Applications Processor

OMAP3503-HiRel
SPRS663 – FEBRUARY 2010
www.ti.com
Table 2-4. Ball Characteristics (CBC Pkg.) ⁽¹⁾ (continued)
BALL
BALL TOP PIN NAME
BOTTOM [1]
[2]
[3]
MODE [4]
AA24
gpt9_pwm_e
2
vt
gpio_144
4
safe_mode
7
NA
uart2_rts
0
AD21
mcbsp3_dr
1
gpt10_pwm_
2
evt
gpio_145
4
safe_mode
7
NA
uart2_rx
0
AD22
mcbsp3_fsx
1
gpt8_pwm_e
2
vt
gpio_147
4
safe_mode
7
NA
uart2_tx
0
mcbsp3_clkx
1
gpt11_pwm_
2
evt
gpio_146
4
safe_mode
7
F23
NA
uart3_cts_rct
0
x
gpio_163
4
safe_mode
7
F24
NA
uart3_rts_sd
0
gpio_164
4
safe_mode
7
H24
NA
uart3_rx_irrx
0
gpio_165
4
safe_mode
7
G24
NA
uart3_tx_irtx
0
gpio_166
4
safe_mode
7
J23
NA
hdq_sio
0
AD15
sys_altclk
1
i2c2_sccbe
2
i2c3_sccbe
3
gpio_170
4
safe_mode
7
NA
i2c4_scl
0
W16
sys_nvmode
1
1
safe_mode
7
NA
i2c4_sda
0
sys_nvmode
1
2
safe_mode
7
F3
NA
sys_boot0
0
gpio_2
4
TYPE [5]
IO
IO
-
O
I
IO
IO
-
I
IO
IO
IO
-
O
IO
IO
IO
-
IO
IO
-
O
IO
-
I
IO
-
O
IO
-
IOD
I
O
O
IO
-
IOD
O
-
IOD
O
-
I
IO
BALL
RESET
STATE [6]
BALL
RESET REL.
STATE [7]
RESET REL.
MODE [8]
POWER [9]
HYS [10]
BUFFER PULLUP
STRENG TH /DOWN IO CELL [13]
(mA) [11] TYPE [12]
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
7
vdds
Yes
4
PU100/
LVCMOS
PD100
H
H
0
vdds
Yes
3
PU100/ Open Drain
PD100
4
4
H
H
0
vdds
Yes
3
PU100/ Open Drain
PD100
4
4
Z
Z
0
vdds
Yes
4
PU100/
LVCMOS
PD100
100 TERMINAL DESCRIPTION
Submit Documentation Feedback
Product Folder Link(s): OMAP3503-HiRel
Copyright © 2010, Texas Instruments Incorporated