DS92LV3241_14 Datasheet, PDF (10/32 Pages) Texas Instruments – 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer

DS92LV3241, DS92LV3242
SNLS314D – SEPTEMBER 2009 – REVISED APRIL 2013
www.ti.com
Serializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
t_LLHT
t_LHLT
t_STC
LVDS Low-to-High Transition Time
LVDS High-to-Low Transition Time
TxIN[31:0] Setup to TxCLKIN
No pre-emphasis
Figure 5
IOVDD = 1.71V to 1.89V
Figure 7
350
350
0
IOVDD = 3.135V to 3.465V
0
t_HTC
TxIN[31:0] Hold from TxCLKIN
IOVDD = 1.71V to 1.89V
IOVDD = 3.135V to 3.465V
2.5
2.25
t_PLD
Serializer PLL Lock Time
Figure 9
t_LZD
Data Output LOW to TRI-STATE
See ⁽¹⁾
Delay
t_HZD
Data Output TRI-STATE to HIGH
See ⁽¹⁾
Delay
4400 x
t_CIP
5
5000 x
t_CIP
10
5
10
t_SD
Serializer Propagation Delay - Latency f = 50 MHz,
R_FB = H,
PRE = OFF,
MODE = L
Figure 8
4.5 t_CIP +
6.77
f = 50 MHz,
R_FB = L,
PRE = OFF,
MODE = L
4.5 t_CIP + 4.5 t_CIP + 4.5 t_CIP +
5.63
7.09
9.29
f = 20 MHz,
R_FB = H,
PRE = OFF,
MODE = L
4.5 t_CIP + 4.5 t_CIP + 4.5 t_CIP +
6.57
8.74
10.74
f = 85MHz,
R_FB = H,
PRE = OFF,
MODE = H
9.0 t_CIP +
6.99
f = 85MHz,
R_FB = L,
PRE = OFF,
MODE = H
9.0 t_CIP + 9.0 t_CIP + 9.0 t_CIP +
5.97
7.38
9.64
f = 40 MHz,
R_FB = HL,
PRE = OFF,
MODE = H
9.0 t_CIP + 9.0 t_CIP + 9.0 t_CIP +
6.30
8.26
10.49
t_LVSKD
LVDS Output Skew
LVDS differential output channel-to-
channel skew
30
500
Λ_STXBW
Jitter Transfer Function -3 dB
Dual Mode
Bandwidth
f = 50 MHz
2.8
Figure 15
Quad Mode
f = 85 MHz
2
δ_STX
Serializer Jitter Transfer Function
Peaking
Dual Mode
f = 50 MHz
0.3
Quad Mode
f = 85 MHz
0.9
Units
ps
ps
ns
ns
ns
ns
ns
ns
ps
MHz
dB
(1) When the Serializer output is at TRI-STATE the Deserializer will lose PLL lock. Resynchronization MUST occur before data transfer.
10
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV3241 DS92LV3242