|
DS90CR481_15 Datasheet, PDF (10/25 Pages) Texas Instruments – 48-Bit LVDS Channel Link SER/DES − 65 - 112 MHz | |||
|
◁ |
DS90CR481, DS90CR482
SNLS137D â NOVEMBER 2000 â REVISED APRIL 2013
www.ti.com
CâSetup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
TpposâTransmitter output pulse position (min and max)
RSKM ⥠Cable Skew (type, length) + LVDS Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
â Cable Skewâtypically 10 psâ40 ps per foot, media dependent
â Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
â ISI is dependent on interconnect length; may be zero
See APPLICATIONS INFORMATION section for more details.
Figure 13. Receiver Skew Margin (RSKM) for Chipset without DESKEW
C â Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
RSKMD ⥠TPPOSvariance (d) + TJCC (output jitter)(f) + ISI (m)
â d= TpposâTransmitter output pulse position (min and max)
â f= Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate)
â m= extra margin - assigned to ISI in long cable applications
See APPLICATIONS INFORMATION section for more details.
Figure 14. Receiver Skew Margin (RSKMD) for Chipset with DESKEW
10
Submit Documentation Feedback
Copyright © 2000â2013, Texas Instruments Incorporated
Product Folder Links: DS90CR481 DS90CR482
|
▷ |