DS16EV5110A_15 Datasheet, PDF (10/25 Pages) Texas Instruments – Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications

DS16EV5110A
SNLS301C – JULY 2008 – REVISED APRIL 2013
www.ti.com
DS16EV5110A DEVICE DESCRIPTION
The DS16EV5110A video equalizer comprises three data channels, a clock channel, and a control interface
including a Systeml Management Bus (SMBus) port.
DATA CHANNELS
The DS16EV5110A provides three data channels. Each data channel consists of an equalizer stage, a limiting
amplifier, a DC offset correction block, and a TMDS driver as shown in Figure 3.
EQUALIZER BOOST CONTROL
The data channel equalizers support eight programmable levels of equalization boost. The state of the FEB pin
determines how the boost settings are controlled. If the FEB pin is held High, then the equalizer boost setting is
controlled by the Boost Set pins (BST_[0:2]) in accordance with Table 2. If this programming method is chosen,
then the boost setting selected on the Boost Set pins is applied to all three data channels. When the FEB pin is
held Low, the equalizer boost level is controlled through the SMBus. This programming method is accessed via
the appropriate SMBus registers (see Table 1). Using this approach, equalizer boost settings can be
programmed for each channel individually. FEB is internally pulled High (default setting); therefore if left
unconnected, the boost settings are controlled by the Boost Set pins (BST_[0:2]). The range of boost settings
provided enables the DS16EV5110A to address a wide range of transmission line path loss scenarios, enabling
support for a variety of data rates and formats.
Table 2. EQ Boost Control Table
Control Via SMBus
BC_2, BC_1, BC_0
(FEB = 0)
000
001
010
011
100
101
110
111
Control Via Pins
BST_2, BST_1,
BST_0
(FEB = 1)
000
001
010
011
100
101
110
111
EQ Boost Setting at
825 MHz (dB)
(TYP)
9
14
18
21
24
26
28
30
DEVICE STATE AND ENABLE CONTROL
The DS16EV5110A has an Enable feature which provides the ability to control device power consumption. This
feature can be controlled either via the Enable Pin (EN Pin) or via the Enable Control Bit which is accessed
through the SMBus port (see Table 1 and Table 3). If Enable is activated, the data channels and clock channel
are placed in the ACTIVE state and all device blocks function as described. The DS16EV5110A can also be
placed in STANDBY mode to save power. In this mode only the control interface including the SMBus port as
well as the clock channel signal detection circuit remain active.
Table 3. Enable and Device State Control
Register 07[0]
(SMBus)
0 : Disable
0 : Disable
1 : Enable
1 : Enable
EN Pin
(CMOS)
1
0
X
X
Register 03[3] (EN
Control)
(SMBus)
X
X
0
1
Device State
ACTIVE
STANDBY
ACTIVE
STANDBY
10
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS16EV5110A