BQ24751RHDRG4 Datasheet, PDF (8/38 Pages) Texas Instruments – Host-controlled Multi-chemistry Battery Charger

bq24751
SLUS734D – DECEMBER 2006 – REVISED MARCH 2009............................................................................................................................................... www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
7.0 V ≤ V_PVCC ≤ 24 V, 0°C < T_J < +125°C, typical values are at T_A = 25°C, with respect to AGND (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
ACN / BAT COMPARATOR
V_{ACN-BAT_FALL}
V_{ACN-BAT_HYS}
ACN to BAT falling threshold
ACN to BAT hysteresis
ACN to BAT rising deglitch
ACN to BAT falling deglitch
BAT OVERVOLTAGE COMPARATOR
V_ACN – V_BAT to turn on BATDRV
V_ACN – V_BAT > V_{ACN-BAT_RISE}
V_ACN – V_BAT < V_{ACN-BAT_FALL}
175 285
50
20
6
340 mV
mV
µs
µs
V_{OV_RISE}
Overvoltage rising threshold
V_{OV_FALL}
Overvoltage falling threshold
BAT SHORT (UNDERVOLTAGE) COMPARATOR
As percentage of V_{BAT_REG}
As percentage of V_{BAT_REG}
104
%
102
V_{BAT_SHORT_FALL}
V_{BAT_SHORT_HYS}
BAT short falling threshold
BAT short hysteresis
BAT short rising deglitch
BAT short falling deglitch
CHARGE OVERCURRENT COMPARATOR
V_BAT > V_{BAT_SHORT}+V_{BAT_SHORT_HYS}
Detection delay
V_BAT < V_{BAT_SHORT}
2.755 2.9
250
1.5
1.5
3.045 V/cell
mV/cell
s
V_OC
Charge over-current falling threshold As percentage of I_{REG_CHG}
Minimum Current Limit (SRP-SRN)
145
%
50
mV
CHARGE UNDERCURRENT COMPARATOR (SYNCHRONOUS TO NON-SYNCHRONOUS TRANSITION)
V_{ISYNSET_FALL}
Charge undercurrent falling threshold
Changing from synchronous to
non-sysnchronous
9.75 13 16.25 mV
V_{ISYNSET_HYS}
Charge undercurrent rising hysteresis
Charge undercurrent, falling-current
deglitch
Charge undercurrent, rising-current
deglitch
V_{IREG_DPM} < V_ISYNSET
8
mV
20
µs
640
INPUT OVER-POWER COMPARATOR (ACOP)
V_ACOC
ACOC Gain for initial ACOC current
limit (Percentage of programmed
VIREG_DPM)
Begins 700 ms after ACDET
Input current limited to this threshold for
fault protection
%
150
V_{IREG_DPM}
V_{ACOC_CEILING}
Maximum ACOC input current limit
(V_ACP–V_ACN)max
Internally limited ceiling
V_{ACOC_MAX} = (V_ACP–V_ACN)max
100
mV
ACOP Latch Blankout Time with
ACOC active
(begins 700 ms after ACDET)
Begins 700 ms after ACDET
(does not allow ACOP latch-off, and no
ACOP source current)
2
ms
V_ACOP
ACOP pin latch-off threshold voltage
(See ACOP in Terminal Functions
table)
1.95
2
2.05
V
K_ACOP
I_{ACOP_SINK}
Gain for ACOP Source Current when
in ACOC
ACOP Sink Current when not in
ACOC
ACOP Latch is reset by going below
ACDET or UVLO
Current source on when in ACOC limit.
Function of voltage across power FET
I_{ACOP_SOURCE} = K_ACOP ×(V_PVCC -V_ACP)
Current sink on when not in ACOC
18
µA / V
µA
5
8
Submit Documentation Feedback
Product Folder Link(s) :bq24751
Copyright © 2006–2009, Texas Instruments Incorporated