SM320C6713-EP_1 Datasheet, PDF (79/131 Pages) Texas Instruments – FLOATING-POINT DIGITAL SIGNAL PROCESSORS

SM320C6713-EP
SM320C6713B-EP
www.ti.com
SGUS049I – AUGUST 2003 – REVISED SEPTEMBER 2009
9.8 McASP Interrupts and EDMA Events
The McASP transmitter and receiver sections each generate an event on every time slot. This event can
be serviced by an interrupt or by the EDMA controller.
When using interrupts to service the McASP, each shift register buffer has a unique address in the McASP
registers space (see Table 4-1).
When using the EDMA to service the McASP, the McASP DATA Port space, shown in Table 4-1, is
accessed. In this case, the address least-significant bits are ignored. Writes to any address in this range
access the transmitting buffers in order from lowest (serializer 0) to highest (serializer 15), skipping over
disabled and receiving serializers. Likewise, reads from any address in this space access the receiving
buffers in the same order but skip over disabled and transmitting buffers.
9.9 I²C
Having two I²C modules on the 320C6713/13B simplifies system architecture, since one module may be
used by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to
communicate with other controllers in a system or to implement a user interface.
NOTE
I²C ports are compatible with Philips I2C Specification Revision 2.1 (January 2000).
The 320C6713/13B also includes two I²C serial ports for control purposes. Each I²C port supports:
• Fast mode up to 400 Kbps (no fail-safe I/O buffers)
• Noise filter to remove noise 50 ns or less
• 7- and 10-bit device addressing modes
• Master (transmit/receive) and slave (transmit/receive) functionality
• Events: DMA, interrupt, or polling
• Slew-rate limited open-drain output buffers
Figure 9-2 shows a block diagram of the I2Cx module.
Copyright © 2003–2009, Texas Instruments Incorporated
MULTICHANNEL AUDIO SERIAL PORT (McASP) PERIPHERALS
79
Submit Documentation Feedback
Product Folder Link(s): SM320C6713-EP