THS8133 Datasheet, PDF (5/23 Pages) Texas Instruments – TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION

THS8133, THS8133A, THS8133B
TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER
WITH TRI-LEVEL SYNC GENERATION
SLVS204C – APRIL 1999 – REVISED SEPTEMBER 2000
Table 2. INS3_INT/M2_INT Selection on M2
LAST
EVENT ON
SYNC
SYNC_T
M1
M2
(see Note 2)
DESCRIPTION
H→L
L or H
X
INS3_INT Sync insertion active: SYNC low enables sync generation on 1 (INS3_INT=L) or all 3
(INS3_INT=H) DAC outputs. SYNC_T determines the sync polarity.
L→H
X
X
M2_INT Device mode programming active: The DAC outputs reflect the DAC inputs
(BLANK=H) or are forced to the blanking level (BLANK=L). M2 is interpreted according
to Table 1.
X = don’t care
NOTE 2: M1 and M2 start configuring the device as soon as they are interpreted, which is continuously for M1 (static pin) or on the second rising
edge on CLK after a transition on SYNC for M2. M2 is interpreted as either INS3_INT or M2_INT, as shown in Table 2.
programming example
Configuration of the device will normally be static in a given application. If M2_INT and INS3_INT need to be
both low or high, the M2 pin is simply tied low or high. If M2_INT and INS3_INT need to have different levels,
these can be easily derived from the signal on the SYNC pin, as shown in Table 3 and Figure 2.
Table 3. Generating M2 From SYNC
In order to have:
M2_INT
INS3_INT
L
H
H
L
Apply to M2:
...SYNC delayed by 2 CLK periods
...inverted SYNC delayed by 2 CLK periods
The input formats and latencies are shown in Figures 3–5 for each operation mode.
CLK
SYNC
M2
[=SYNC_delayed]
if (M2 = SYNC_delayed) ⇒ M2_INT = L and INS3_INT = H)
INS3_INT
M2_INT
M2
[=NOT SYNC_delayed]
INS3_INT
if (M2 = NOT SYNC_delayed) ⇒ M2_INT = H and INS3_INT = L)
M2_INT
Figure 2. Generating INS3_INT and M2_INT from M2
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
5