TMS320C6424_08 Datasheet, PDF (4/245 Pages) Texas Instruments – Fixed-Point Digital Signal Processor

TMS320C6424
Fixed-Point Digital Signal Processor
SPRS347B – MARCH 2007 – REVISED NOVEMBER 2007
1.3 Functional Block Diagram
Figure 1-1 shows the functional block diagram of the C6424 device.
Input
Clock(s)
JTAG Interface
System Control
OSC
PLLs/Clock Generator
Power/Sleep
Controller
Pin Multiplexing
DSP
C64x+™ DSP CPU
128 KB L2 RAM
32 KB
L1 Pgm
80 KB
L1 Data
Boot ROM
www.ti.com
Switched Central Resource (SCR)
Peripherals
Serial Interfaces
McASP McBSP
I2C
UART
System
General-
Purpose
Timer
Watchdog
Timer
PWM
GPIO
EDMA
Connectivity
PCI
(33 MHz)
VLYNQ
EMAC
With
MDIO
HPI
Program/Data Storage
DDR2 Async EMIF/
Mem Ctlr
NAND/
(32b)
(16b)
Figure 1-1. TMS320C6424 Functional Block Diagram
4
TMS320C6424 Fixed-Point Digital Signal Processor
Submit Documentation Feedback