TMS320C6424_08 Datasheet, PDF (232/245 Pages) Texas Instruments – Fixed-Point Digital Signal Processor

TMS320C6424
Fixed-Point Digital Signal Processor
SPRS347B – MARCH 2007 – REVISED NOVEMBER 2007
www.ti.com
HEX ADDRESS RANGE
0x01E0 1040
0x01E0 1044
0x01E0 1048
0x01E0 104C
0x01E0 1050 - 0x01E0 105C
0x01E0 1060
01E0 10C00 0064
0x01E0 1068 - 0x01E0 107C
0x01E0 1080
0x01E0 1084
0x01E0 1088
0x01E0 108C
0x01E0 1090
0x01E0 1094
0x01E0 1098
0x01E0 109C
0x01E0 10A0
0x01E0 10A4
0x01E0 10A8
0x01E0 10AC
0x01E0 10B0
0x01E0 10B4
0x01E0 10B8
0x01E0 10BC
0x01E0 10C0
0x01E0 10C4
0x01E0 10C8
0x01E0 10CC
0x01E0 10D0 - 0x01E0 10DC
0x01E0 10E0
0x01E0 10E4
0x01E0 10E8 - 0x01E0 10FC
0x01E0 1100 - 0x01E0 1FFF
Table 6-82. VLYNQ Registers (continued)
ACRONYM
CHIPVER
AUTNGO
-
-
-
-
-
-
RREVID
RCTRL
RSTAT
RINTPRI
RINTSTATCLR
RINTPENDSET
RINTPTR
RXAM
RRAMS1
RRAMO1
RRAMS2
RRAMO2
RRAMS3
RRAMO3
RRAMS4
RRAMO4
RCHIPVER
RAUTNGO
RMANNGO
RNGOSTAT
-
RINTVEC0
RINTVEC1
-
-
REGISTER NAME
VLYNQ Local Chip Version Register
VLYNQ Local Auto Negotiation Register
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved for future use
VLYNQ Remote Revision Register
VLYNQ Remote Control Register
VLYNQ Remote Status Register
VLYNQ Remote Interrupt Priority Vector Status/Clear Register
VLYNQ Remote Unmasked Interrupt Status/Clear Register
VLYNQ Remote Interrupt Pending/Set Register
VLYNQ Remote Interrupt Pointer Register
VLYNQ Remote Transmit Address Map Register
VLYNQ Remote Receive Address Map Size 1 Register
VLYNQ Remote Receive Address Map Offset 1 Register
VLYNQ Remote Receive Address Map Size 2 Register
VLYNQ Remote Receive Address Map Offset 2 Register
VLYNQ Remote Receive Address Map Size 3 Register
VLYNQ Remote Receive Address Map Offset 3 Register
VLYNQ Remote Receive Address Map Size 4 Register
VLYNQ Remote Receive Address Map Offset 4 Register
VLYNQ Remote Chip Version Register (values on the device_id and
device_rev pins of remote VLYNQ)
VLYNQ Remote Auto Negotiation Register
VLYNQ Remote Manual Negotiation Register
VLYNQ Remote Negotiation Status Register
Reserved
VLYNQ Remote Interrupt Vectors 3 - 0 (sourced from vlynq_int_i[3:0] port of
remote VLYNQ)
VLYNQ Remote Interrupt Vectors 7 - 4 (sourced from vlynq_int_i[7:4] port of
remote VLYNQ)
Reserved for future use
Reserved
232 Peripheral Information and Electrical Specifications
Submit Documentation Feedback