TLC6C5712-Q1_15 Datasheet, PDF (35/64 Pages) Texas Instruments – TLC6C5712-Q1 12-Channel, Full-Diagnostic, Constant-Current-Sink LED Driver With 8-Bit Dot Correction

www.ti.com
TLC6C5712-Q1
SLVSCO9A – AUGUST 2015 – REVISED AUGUST 2015
7.5.27 WRITE_PWM_FAULT_MASK Register (address = 60h) [reset = 3Fh]
Figure 49. WRITE_PWM_FAULT_MASK Register, Address 60h
7
6
5
4
RESERVED
PWM_FAULT_ PWM_FAULT_
MASK5
MASK4
R
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
3
PWM_FAULT_
MASK3
R/W
2
PWM_FAULT_
MASK2
R/W
1
PWM_FAULT_
MASK1
R/W
0
PWM_FAULT_
MASK0
R/W
Table 29. WRITE_PWM_FAULT_MASK Field Descriptions
Bit Field
7–6 RESERVED
5
PWM_FAULT_MASK5
4
PWM_FAULT_MASK4
3
PWM_FAULT_MASK3
2
PWM_FAULT_MASK2
1
PWM_FAULT_MASK1
0
PWM_FAULT_MASK0
Type
R
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0h
1h
1h
1h
1h
1h
1h
Description
PWM-fault mask register for input PWM channel 5. Active-high.
HIGH: PWM fault masked. LOW: PWM fault not masked
PWM-fault mask register for input PWM channel 4. Active-high.
HIGH: PWM fault masked. LOW: PWM fault not masked
PWM-fault mask register for input PWM channel 3. Active-high.
HIGH: PWM fault masked. LOW: PWM fault not masked
PWM-fault mask register for input PWM channel 2. Active-high.
HIGH: PWM fault masked. LOW: PWM fault not masked
PWM-fault mask register for input PWM channel 1. Active-high.
HIGH: PWM fault masked. LOW: PWM fault not masked
PWM-fault mask register for input PWM channel 0. Active-high.
HIGH: PWM fault masked. LOW: PWM fault not masked
7.5.28 RESET_POR Register (address = 61h) [reset = 00h]
Figure 50. RESET_POR Register, Address 61h
7
6
5
4
3
2
1
0
RESET_POR
W
LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset
Bit Field
7–0 RESET_POR
Table 30. RESET_POR Field Descriptions
Type
W
Reset
00h
Description
A RESET_POR command is issued if the register content = 69h.
The register content is automatically cleared.
7.5.29 RESET_STATUS Register (address = 62h) [reset = 00h]
Figure 51. RESET_STATUS Register, Address 62h
7
6
5
4
3
2
1
0
RESET_STATUS
W
LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset
Bit Field
7–0 RESET_STATUS
Table 31. RESET_STATUS Field Descriptions
Type
W
Reset
00h
Description
A RESET_STATUS command is issued if the register content =
66h. The register content is automatically cleared.
Copyright © 2015, Texas Instruments Incorporated
Product Folder Links: TLC6C5712-Q1
Submit Documentation Feedback
35