AM1810_15 Datasheet, PDF (224/262 Pages) Texas Instruments – AM1810 ARM® Microprocessor For PROFIBUS

AM1810
SPRS709D – NOVEMBER 2010 – REVISED MARCH 2014
www.ti.com
Table 6-118. Video Port Interface (VPIF) Registers (continued)
BYTE ADDRESS
0x01E1 7080
0x01E1 7084
0x01E1 7088
0x01E1 708C
0x01E1 7090
0x01E1 7094
0x01E1 7098
0x01E1 709C
0x01E1 70A0
0x01E1 70A4
0x01E1 70A8
0x01E1 70AC
0x01E1 70B0
0x01E1 70B4
0x01E1 70B8
0x01E1 70BC
0x01E1 70C0
0x01E1 70C4
0x01E1 70C8
0x01E1 70CC
0x01E1 70D0
0x01E1 70D4
0x01E1 70D8
0x01E1 70DC
0x01E1 70E0
0x01E1 70E4
0x01E1 70E8
0x01E1 70EC
0x01E1 70F0
0x01E1 70F4
0x01E1 70F8
0x01E1 70FC
0x01E1 7100
0x01E1 7104
0x01E1 7108
0x01E1 710C
0x01E1 7110
0x01E1 7114
0x01E1 7118
0x01E1 711C
0x01E1 7120 - 0x01E1 713F
0x01E1 7140
0x01E1 7144
0x01E1 7148
ACRONYM
REGISTER DESCRIPTION
CAPTURE CHANNEL 1 REGISTERS
CH1_TY_STRTADR
Channel 1 Top Field luma buffer start address
CH1_BY_STRTADR
Channel 1 Bottom Field luma buffer start address
CH1_TC_STRTADR
Channel 1 Top Field chroma buffer start address
CH1_BC_STRTADR
Channel 1 Bottom Field chroma buffer start address
CH1_THA_STRTADR Channel 1 Top Field horizontal ancillary data buffer start address
CH1_BHA_STRTADR Channel 1 Bottom Field horizontal ancillary data buffer start address
CH1_TVA_STRTADR
Channel 1 Top Field vertical ancillary data buffer start address
CH1_BVA_STRTADR Channel 1 Bottom Field vertical ancillary data buffer start address
CH1_SUBPIC_CFG
Channel 1 sub-picture configuration
CH1_IMG_ADD_OFST Channel 1 image data address offset
CH1_HA_ADD_OFST Channel 1 horizontal ancillary data address offset
CH1_HSIZE_CFG
Channel 1 horizontal data size configuration
CH1_VSIZE_CFG0
Channel 1 vertical data size configuration (0)
CH1_VSIZE_CFG1
Channel 1 vertical data size configuration (1)
CH1_VSIZE_CFG2
Channel 1 vertical data size configuration (2)
CH1_VSIZE
Channel 1 vertical image size
DISPLAY CHANNEL 2 REGISTERS
CH2_TY_STRTADR
Channel 2 Top Field luma buffer start address
CH2_BY_STRTADR
Channel 2 Bottom Field luma buffer start address
CH2_TC_STRTADR
Channel 2 Top Field chroma buffer start address
CH2_BC_STRTADR
Channel 2 Bottom Field chroma buffer start address
CH2_THA_STRTADR Channel 2 Top Field horizontal ancillary data buffer start address
CH2_BHA_STRTADR Channel 2 Bottom Field horizontal ancillary data buffer start address
CH2_TVA_STRTADR
Channel 2 Top Field vertical ancillary data buffer start address
CH2_BVA_STRTADR Channel 2 Bottom Field vertical ancillary data buffer start address
CH2_SUBPIC_CFG
Channel 2 sub-picture configuration
CH2_IMG_ADD_OFST Channel 2 image data address offset
CH2_HA_ADD_OFST Channel 2 horizontal ancillary data address offset
CH2_HSIZE_CFG
Channel 2 horizontal data size configuration
CH2_VSIZE_CFG0
Channel 2 vertical data size configuration (0)
CH2_VSIZE_CFG1
Channel 2 vertical data size configuration (1)
CH2_VSIZE_CFG2
Channel 2 vertical data size configuration (2)
CH2_VSIZE
Channel 2 vertical image size
CH2_THA_STRTPOS Channel 2 Top Field horizontal ancillary data insertion start position
CH2_THA_SIZE
Channel 2 Top Field horizontal ancillary data size
CH2_BHA_STRTPOS Channel 2 Bottom Field horizontal ancillary data insertion start position
CH2_BHA_SIZE
Channel 2 Bottom Field horizontal ancillary data size
CH2_TVA_STRTPOS
Channel 2 Top Field vertical ancillary data insertion start position
CH2_TVA_SIZE
Channel 2 Top Field vertical ancillary data size
CH2_BVA_STRTPOS Channel 2 Bottom Field vertical ancillary data insertion start position
CH2_BVA_SIZE
Channel 2 Bottom Field vertical ancillary data size
-
Reserved
DISPLAY CHANNEL 3 REGISTERS
CH3_TY_STRTADR
Channel 3 Field 0 luma buffer start address
CH3_BY_STRTADR
Channel 3 Field 1 luma buffer start address
CH3_TC_STRTADR
Channel 3 Field 0 chroma buffer start address
224 Peripheral Information and Electrical Specifications
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1810