SLK2701 Datasheet, PDF (2/21 Pages) Texas Instruments – OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER

SLK2701
OCĆ48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS518 − DECEMBER 2001
block diagram
PRBSEN
SPILL
PRBS
Generator
4
2:1
MUX
4
4:1
MUX
MUX
TXDATA0..TXDATA3
TXCLKP
TXCLKN
4
4
TXPARP
TXPARN
PAR_VALID
RLOOP
TXCLKRCP
TXCLKRCN
REFCLKP
REFCLKN
LCKREFN
Parity
Checker
Transmit Clock
Synthesizer
MUX
Rate
Select
LOOPTIME
RSEL(0−1)
RESET
LOL
LLOOP
To All The Logic
PRBSPASS
RXDAT0..RXDATA3
RXPARP
RXPARN
RXCLKP
RXCLKN
FRAMEN
FSYNCP
FSYNCN
Parity
Generator
Recovered
Clock
Receive Clock
Recovery
PRBS
4
Verification
4
Frame
4
Sync
1:4
MUX
D
Q
DIV
2:1
MUX
STXDOP
STXDON
SRXDIP
SRXDIN
LOS
SIGDET
2
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265