AM1806_15 Datasheet, PDF (184/245 Pages) Texas Instruments – AM1806 ARM® Microprocessor

AM1806
SPRS658F – FEBRUARY 2010 – REVISED MARCH 2014
www.ti.com
6.20.2 LCD Raster Mode
Table 6-88. Switching Characteristics Over Recommended Operating Conditions for LCD Raster Mode
See Figure 6-52 through Figure 6-56
NO.
PARAMETER
1.3V, 1.2V,
1.1V
MIN MAX
1.0V
UNIT
MIN MAX
1 t_{c(PIXEL_CLK)}
2 t_{w(PIXEL_CLK_H)}
3 t_{w(PIXEL_CLK_L)}
4 t_{d(LCD_D_V)}
5 t_{d(LCD_D_IV)}
6
t_{d(LCD_AC_ENB_CS_A)}
7
t_{d(LCD_AC_ENB_CS_I)}
8 t_{d(LCD_VSYNC_A)}
9 t_{d(LCD_VSYNC_I)}
10 t_{d(LCD_HSYNC_A)}
11 t_{d(LCD_HSYNC_I)}
Cycle time, pixel clock
Pulse duration, pixel clock high
Pulse duration, pixel clock low
Delay time, LCD_PCLK high to LCD_D[15:0] valid (write)
Delay time, LCD_PCLK high to LCD_D[15:0] invalid (write)
Delay time, LCD_PCLK low to LCD_AC_ENB_CS high
Delay time, LCD_PCLK low to LCD_AC_ENB_CS high
Delay time, LCD_PCLK low to LCD_VSYNC high
Delay time, LCD_PCLK low to LCD_VSYNC low
Delay time, LCD_PCLK high to LCD_HSYNC high
Delay time, LCD_PCLK high to LCD_HSYNC low
26.66
33.33
ns
10
10
ns
10
10
ns
0
7
0
9
ns
0
7
0
9
ns
0
7
0
9
ns
0
7
0
9
ns
0
7
0
9
ns
0
7
0
9
ns
0
7
0
9
ns
0
7
0
9
ns
Frame-to-frame timing is derived through the following parameters in the LCD (RASTER_TIMING_1)
register:
• Vertical front porch (VFP)
• Vertical sync pulse width (VSW)
• Vertical back porch (VBP)
• Lines per panel (LPP)
Line-to-line timing is derived through the following parameters in the LCD (RASTER_TIMING_0) register:
• Horizontal front porch (HFP)
• Horizontal sync pulse width (HSW)
• Horizontal back porch (HBP)
• Pixels per panel (PPL)
LCD_AC_ENB_CS timing is derived through the following parameter in the LCD (RASTER_TIMING_2)
register:
• AC bias frequency (ACB)
The display format produced in raster mode is shown in Figure 6-52. An entire frame is delivered one line
at a time. The first line delivered starts at data pixel (1, 1) and ends at data pixel (P, 1). The last line
delivered starts at data pixel (1, L) and ends at data pixel (P, L). The beginning of each new frame is
denoted by the activation of I/O signal LCD_VSYNC. The beginning of each new line is denoted by the
activation of I/O signal LCD_HSYNC.
184 Peripheral Information and Electrical Specifications
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1806