English
Language : 

TLC32040M Datasheet, PDF (17/30 Pages) Texas Instruments – ANALOG INTERFACE CIRCUIT
TLC32040M
ANALOG INTERFACE CIRCUIT
Table 2. Gain Control Table
(Analog Input Signal Required for Full-Scale A/D Conversion)
INPUT CONFIGURATIONS
CONTROL REGISTER BITS
d6
d7
A/D CONVERSION
ANALOG INPUT†
RESULT
Differential configuration
Analog input = IN+ – IN–
1
1
0
0
±6 V
Full scale
= AUX IN+ – AUX IN–
1
0
±3 V
Full scale
0
1
± 1.5 V
Full scale
Single-ended configuration
1
1
Analog input = IN+ – ANLG GND
0
0
±3 V
Half scale
= AUX IN+ – ANLG GND
1
0
±3 V
Full scale
0
1
± 1.5 V
Full scale
† In this example, Vref is assumed to be 3 V. In order to minimize distortion, it is recommended that the analog input not exceed
0.1 dB below full scale.
Rfb
Rfb
R
–
IN +
+
R
IN –
–
+
To MUX
R
–
AUX IN +
+
R
AUX IN –
–
+
To MUX
Rfb
Rfb = R for d6 = 1, d7 = 1
d6 = 0, d7 = 0
Rfb = 2R for d6 = 1, d7 = 0
Rfb = 4R for d6 = 0, d7 = 1
Figure 1. IN + and IN – Gain
Control Circuitry
Rfb
Rfb = R for d6 = 1, d7 = 1
d6 = 0, d7 = 0
Rfb = 2R for d6 = 1, d7 = 0
Rfb = 4R for d6 = 0, d7 = 1
Figure 2. AUX IN + and AUX IN –
Gain Control Circuitry
(sin x)/x correction section
The AIC does not have (sin x)/x correction circuitry after the digital-to-analog converter. (sin x)/x correction can
be accomplished easily and efficiently in digital signal processor (DSP) software. Excellent correction accuracy
can be achieved to a band edge of 3000 Hz by using a first-order digital correction filter. The results, which are
shown on the next page, are typical of the numerical correction accuracy that can be achieved for sample rates
of interest. The filter requires only seven instruction cycles per sample on the SMJ320 DSPs. With a 200-ns
instruction cycle, nine instructions per sample represents an overhead factor of 1.4% and 1.7% for sampling
rates of 8000 Hz and 9600 Hz, respectively. This correction will add a slight amount of group delay at the upper
edge of the 300 – 3000-Hz band.
(sin x)/x roll-off for a zero-order hold function
The (sin x)/x roll-off for the AIC DAC zero-order hold function at a band-edge frequency of 3000 Hz for the various
sampling rates is shown in the following table.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
4–17