TLC3574IDW Datasheet, PDF (16/49 Pages) Texas Instruments – 5-V ANALOG,3-/5-V DIGITAL, 14-/12-BIT, 200-KSPS, 4-/8-CHANNEL SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH 10-V INPUTS

TLC3574, TLC3578, TLC2574, TLC2578
5ĆV ANALOG, 3Ć/5ĆV DIGITAL, 14Ć/12ĆBIT, 200ĆKSPS, 4Ć/8ĆCHANNEL
SERIAL ANALOGĆTOĆDIGITAL CONVERTERS WITH ±10ĆV INPUTS
SLAS262C − OCTOBER 2000 − REVISED MAY 2003
timing requirements over recommended operating free-air temperature range, AV_DD = 5 V,
DV_DD = 5 V, V_REFP = 4 V, V_REFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
CSTART trigger
PARAMETERS
MIN
TYP
MAX UNIT
td(12)
Delay time, delay from CSTART rising edge to EOC falling edge, at 10-pF
load
0
15
21 ns
tw(4) Pulse width of CSTART low, at 25-pF load (see Note 13)
t(sample_reg)+0.4
µs
td(13)
Delay time, delay from CSTART rising edge to CSTART falling edge, at 25-pF
load (see Note 13 and 14)
t(conv)+15
ns
td(14)
Delay time, delay from CSTART rising edge to INT falling edge, at 10-pF
load (see Note 13 and 14)
t(conv)+15
t(conv)+21 ns
td(15)
Delay time, delay from CSTART falling edge to INT rising edge, at 10-pF
load
0
6 ns
NOTES: 13. The pulse width of the CSTART must be not less than the required sampling time.
The delay from CSTART rising edge to following CSTART falling edge must be not less than the required conversion time.
The delay from CSTART rising edge to the INT falling edge is equal to the conversion time.
14. The maximum rate of SCLK is 25 MHz for normal long sampling and 10 MHz for normal short sampling.
tw(4)
td(13)
CSTART
EOC
OR
INT
td(12)
t(conv)
td(14)
td(15)
Figure 4. Critical Timing for Extended Sampling (CSTART Trigger)
16
WWW.TI.COM