English
Language : 

TMS320C6713 Datasheet, PDF (15/150 Pages) Texas Instruments – FLOATING-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6713, TMS320C6713B
FLOATING-POINT DIGITAL SIGNAL PROCESSORS
SPRS186I − DECEMBER 2001 − REVISED MAY 2004
memory map summary
Table 3 shows the memory map address ranges of the C6713/13B devices.
Table 3. TMS320C6713/13B Memory Map Summary
MEMORY BLOCK DESCRIPTION
BLOCK SIZE (BYTES)
HEX ADDRESS RANGE
Internal RAM (L2)
192K
0000 0000 – 0002 FFFF
Internal RAM/Cache
64K
0003 0000 – 0003 FFFF
Reserved
24M – 256K
0004 0000 – 017F FFFF
External Memory Interface (EMIF) Registers
256K
0180 0000 – 0183 FFFF
L2 Registers
128K
0184 0000 – 0185 FFFF
Reserved
128K
0186 0000 – 0187 FFFF
HPI Registers
256K
0188 0000 – 018B FFFF
McBSP 0 Registers
256K
018C 0000 – 018F FFFF
McBSP 1 Registers
256K
0190 0000 – 0193 FFFF
Timer 0 Registers
256K
0194 0000 – 0197 FFFF
Timer 1 Registers
256K
0198 0000 – 019B FFFF
Interrupt Selector Registers
512
019C 0000 – 019C 01FF
Device Configuration Registers
4
019C 0200 – 019C 0203
Reserved
256K − 516
019C 0204 – 019F FFFF
EDMA RAM and EDMA Registers
256K
01A0 0000 – 01A3 FFFF
Reserved
768K
01A4 0000 – 01AF FFFF
GPIO Registers
16K
01B0 0000 – 01B0 3FFF
Reserved
240K
01B0 4000 – 01B3 FFFF
I2C0 Registers
16K
01B4 0000 – 01B4 3FFF
I2C1 Registers
16K
01B4 4000 – 01B4 7FFF
Reserved
16K
01B4 8000 – 01B4 BFFF
McASP0 Registers
16K
01B4 C000 – 01B4 FFFF
McASP1 Registers
16K
01B5 0000 – 01B5 3FFF
Reserved
160K
01B5 4000 – 01B7 BFFF
PLL Registers
8K
01B7 C000 – 01B7 DFFF
Reserved
264K
01B7 E000 – 01BB FFFF
Emulation Registers
256K
01BC 0000 – 01BF FFFF
Reserved
4M
01C0 0000 – 01FF FFFF
QDMA Registers
52
0200 0000 – 0200 0033
Reserved
16M − 52
0200 0034 – 02FF FFFF
Reserved
720M
0300 0000 – 2FFF FFFF
McBSP0 Data Port
64M
3000 0000 – 33FF FFFF
McBSP1 Data Port
64M
3400 0000 – 37FF FFFF
Reserved
64M
3800 0000 – 3BFF FFFF
McASP0 Data Port
1M
3C00 0000 – 3C0F FFFF
McASP1 Data Port
1M
3C10 0000 – 3C1F FFFF
Reserved
1G + 62M
3C20 0000 – 7FFF FFFF
EMIF CE0†
EMIF CE1†
EMIF CE2†
EMIF CE3†
256M
256M
256M
256M
8000 0000 – 8FFF FFFF
9000 0000 – 9FFF FFFF
A000 0000 – AFFF FFFF
B000 0000 – BFFF FFFF
Reserved
1G
C000 0000 – FFFF FFFF
† The number of EMIF address pins (EA[21:2]) limits the maximum addressable memory (SDRAM) to 128MB per CE space.
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
15