TMS320DM6437 Datasheet, PDF (147/309 Pages) Texas Instruments – Digital Media Processor

www.ti.com
TMS320DM6437
Digital Media Processor
SPRS345B – NOVEMBER 2006 – REVISED MARCH 2007
Table 3-51. EMIFA/VPSS Sub-Block 1 Configuration Choice B⁽¹⁾
MAJOR
CONFIG
OPTION
MINOR
CONFIG
OPTION
B1
B
B2
PINMUX SELECTION FIELDS
AEM
OTHERS
Cfg Summary
VENCSEL = 0
RGBSEL = 0
001
CS3SEL = 0,1
CS4SEL = 0,1
CS5SEL = 0,1
VPBECKEN = 0,1
Cfg Summary
VENCSEL = 1
001
RGBSEL = 0
CS3SEL = 0,1,2
CS4SEL = 0,1,2
CS5SEL = 0,1,2
VPBECKEN = 0,1
RESULTING PERIPHERALS/PINS
EMIFA
VPBE
GPIO
8-bit EMIFA (Async)
Pinout Mode 1
No VENC
0 = EM_D[7:0]
-
0 = EM_CS2,
EM_A[4:0],
-
EM_BA[1:0]
1 = EM_CS3
-
1 = EM_CS4
-
1 = EM_CS5
-
-
1 = VPBECLK, can
be used by DAC
8-bit EMIFA (Async)
Pinout Mode 1
8-bit VENC
1 = EM_D[7:0]
1 = VCLK,
YOUT[7:0]
0 = EM_CS2,
EM_A[4:0],
-
EM_BA[1:0]
1 = EM_CS3
2 = LCD_OE
1 = EM_CS4
2 = VSYNC
1 = EM_CS5
2 = HSYNC
-
1 = VPBECLK
9-to-13 GP pins
0 = GP[31, 29:22]
-
0 = GP[13]
0 = GP[32]
0 = GP[33]
0 = GP[30]
0-to-4 GP pins
-
-
0 = GP[13]
0 = GP[32]
0 = GP[33]
0 = GP[30]
(1) Italics indicate mandatory setting for a given Minor Configuration option.
Submit Documentation Feedback
Device Configurations 147