TMS320F28335_08 Datasheet, PDF (142/170 Pages) Texas Instruments – Digital Signal Controllers (DSCs)

TMS320F28335, TMS320F28334, TMS320F28332
TMS320F28235, TMS320F28234, TMS320F28232
Digital Signal Controllers (DSCs)
SPRS439C – JUNE 2007 – REVISED FEBRUARY 2008
(A)(B)
XCLKOUT = XTIMCLK
XCLKOUT = 1/2 XTIMCLK
XZCS0, XZCS6, XZCS7
XA[0:19]
XRD
(D)
XWE0, XWE1
Lead
t_{d(XCOH-XZCSL)}
t_d(XCOH-XA)
Active
t_{d(XCOHL-XRDL)}
Trail
www.ti.com
(C)
t_{d(XCOHL-XZCSH)}
t_{d(XCOHL-XRDH)}
t_su(XD)XRD
XR/W
XD[0:31], XD[0:15]
(E)
XREADY
t_a(A)
t_a(XRD)
t_h(XD)XRD
DIN
A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device inserts an
alignment cycle before an access to meet this requirement.
B. During alignment cycles, all signals transition to their inactive state.
C. XA[0:19] holds the last address put on the bus during inactive cycles, including alignment cycles.
D. XWE1 is used in 32-bit data bus mode. In 16-bit mode, this signal is XA0.
E. For USEREADY = 0, the external XREADY input signal is ignored.
Figure 6-23. Example Read Access
XTIMING register parameters used for this example:
XRDLEAD
≥1
XRDACTIVE
≥0
XRDTRAIL
≥0
USEREADY
0
X2TIMING
0
(1) N/A = Not applicable (or “Don’t care”) for this example
6.10.7.6 External Interface Write Timing
XWRLEAD
N/A ⁽¹⁾
XWRACTIVE
N/A ⁽¹⁾
XWRTRAIL
N/A ⁽¹⁾
READYMODE
N/A ⁽¹⁾
Table 6-40. External Interface Write Switching Characteristics
PARAMETER
MIN
MAX UNIT
t_{d(XCOH-XZCSL)}
t_{d(XCOHL-XZCSH)}
t_d(XCOH-XA)
t_{d(XCOHL-XWEL)}
t_{d(XCOHL-XWEH)}
t_{d(XCOH-XRNWL)}
t_{d(XCOHL-XRNWH)}
t_en(XD)XWEL
t_d(XWEL-XD)
t_h(XA)XZCSH
t_h(XD)XWE
t_dis(XD)XRNW
Delay time, XCLKOUT high to zone chip-select active low
Delay time, XCLKOUT high or low to zone chip-select inactive high
Delay time, XCLKOUT high to address valid
Delay time, XCLKOUT high/low to XWE0, XWE1⁽¹⁾ low
Delay time, XCLKOUT high/low to XWE0, XWE1 high
Delay time, XCLKOUT high to XR/W low
Delay time, XCLKOUT high/low to XR/W high
Enable time, data bus driven from XWE0, XWE1 low
Delay time, data valid after XWE0, XWE1 active low
Hold time, address valid after zone chip-select inactive high
Hold time, write data valid after XWE0, XWE1 inactive high
Maximum time for DSP to release the data bus after XR/W inactive high
-2
-2
0
(2)
TW-2 ⁽³⁾
1 ns
3 ns
2 ns
2 ns
2 ns
1 ns
1 ns
ns
4 ns
ns
ns
4 ns
(1) XWE1 is used in 32-bit data bus mode only. In 16-bit mode, this signal is XA0.
(2) During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes alignment cycles.
(3) TW = Trail period, write access. See Table 6-36.
142 Electrical Specifications
Submit Documentation Feedback