OMAP3530_08 Datasheet, PDF (126/264 Pages) Texas Instruments – Applications Processor

OMAP3530/25 Applications Processor
SPRS507B – FEBRUARY 2008 – REVISED JULY 2008
3.4 DC Electrical Characteristics
Table 3-4 summarizes the dc electrical characteristics.
www.ti.com
Table 3-4. DC Electrical Characteristics
PARAMETER
MIN
NOM
MAX
UNIT
LVCMOS Pin Buffers - CBB: N28, M27, N27, N26, N25, P28,P27, P26, R27, R25/ CBC: N19, L18, M19, M18, K18, N20, M20, P17, P18,
P19/ CUS: M23, L23, M22, M21, M20, N23
V_IH
High-level input voltage
vdds⁽¹⁾ = 1.8 V
vdds⁽¹⁾ = 3.0 V
0.65 × vdds⁽¹⁾
0.625 ×
vdds ⁽¹⁾
vdds + 0.3
V
vdds + 0.3
V_IL
Low-level input voltage
vdds⁽¹⁾ = 1.8 V
vdds⁽¹⁾ = 3.0 V
–0.3
–0.3
0.35 × vdds
V
0.25 × vdds
V_OH
High-level output voltage⁽²⁾
vdds⁽¹⁾ = 1.8 V
vdds⁽¹⁾ – 0.2
V
vdds⁽¹⁾ = 3.0 V
0.75 × vdds⁽¹⁾
V_OL
Low-level output voltage⁽²⁾
vdds⁽¹⁾ = 1.8 V
vdds⁽¹⁾ = 3.0 V
0.2
V
0.125 ×
vdds ⁽¹⁾
t_T
Input transition time (rise time, t_R or fall time, Normal Mode
t_F evaluated between 10% and 90% at PAD) _High-Speed
Mode
10
ns
3
LVDS/CMOS Pin Buffers - CBB: AG19, AH19, AG18, AH18, AG17, AH17/ CBC: AE16, AE15, AD17, AE18, AD16, AE17/ CUS: AB18,
AC18
Low-Power Receiver (LP-RX)
V_IL
V_IH
V_HYS
Low-level input threshold
High-level input threshold
Input hysteresis
800
25
Ultralow-Power Receiver (ULP-RX)
500
mV
mV
mV
V_IL-ULPM Low-level input threshold, ULPM
V_IH
High-level input threshold
880
High-Speed Receiver (HS-RX)
300
mV
mV
V_IDTH Differential input high threshold
70
mV
V_IDTL Differential input low threshold
–70
mV
V_IDMAX Maximum differential input voltage
270
mV
V_ILHS Single-ended input low voltage
–40
mV
V_IHHS Single-ended input high voltage
460
mV
V_CMRXDC Common-mode voltage
70
330
mV
LVDS/CMOS Pin Buffers - CBB: K28, L28, K27, L27/ CBC: P25, P26, N25, N26 / CUS: L24, K24, J23, K23
V_CM Input common mode voltage range
Vos Receiver Input dc offset
600
900
1200
mV
–20
20
mV
Vid Receiver input differential amplitude
140
200
400
mV
t_T
Input transition time (rise time, t_R or fall time, t_F evaluated
267
between 10% and 90% at PAD)
533
ps
LVDS/CMOS Pin Buffers - CBB: AG22, AH22, AG23, AH23, AG24, AH24/ CBC: AE21, AE22, AE23, AE24, AD23, AD24 / CUS: AC19,
AB19, AD20, AC20, AD21, AC21
High-Speed Transceiver (HS-TX)
V_OHHS HS output high voltage
360
mV
|V_OD| HS transmit differential voltage
140
200
270
mV
V_CMTX HS transmit static common mode voltage
150
200
250
mV
Low-Power Transceiver (LP-TX)
(1) This global value may be overridden on a per interface basis if another value is explicitly defined for that interface (for example, I²C).
(2) With 100 µA sink / source current at vddsxmin.
126 ELECTRICAL CHARACTERISTICS
Submit Documentation Feedback