AM1808_1004 Datasheet, PDF (102/264 Pages) Texas Instruments – AM1808 ARM Microprocessor

AM1808
SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010
www.ti.com
Table 6-21. Timing Requirements for EMIFA Asynchronous Memory Interface ⁽¹⁾
NO.
PARAMETER
READS and WRITES
E t_c(CLK)
2 t_{w(EM_WAIT)}
Cycle time, EMIFA module clock
Pulse duration, EM_WAIT assertion and deassertion
READS
12 t_{su(EMDV-EMOEH)} Setup time, EM_D[15:0] valid before EM_OE high
13 t_{h(EMOEH-EMDIV)} Hold time, EM_D[15:0] valid after EM_OE high
14
t_{su (EMOEL-EMWAIT)}
Setup Time, EM_WAIT asserted before end of Strobe
Phase ⁽²⁾
WRITES
28
t_{su (EMWEL-EMWAIT)}
Setup Time, EM_WAIT asserted before end of Strobe
Phase ⁽²⁾
1.3V, 1.2V
1.1V
1.0V
UNIT
MIN MAX MIN MAX MIN MAX
10
15
20
ns
2E
2E
2E
ns
3
5
7
ns
0
0
0
ns
4E+3
4E+3
4E+3
ns
4E+3
4E+3
4E+3
ns
(1) E = EMA_CLK period or in ns. EMA_CLK is selected either as SYSCLK3 or the PLL0 output clock divided by 4.5. As an example, when
SYSCLK3 is selected and set to 100MHz, E=10ns
(2) Setup before end of STROBE phase (if no extended wait states are inserted) by which EM_WAIT must be asserted to add extended
wait states. Figure 6-14 and Figure 6-15 describe EMIF transactions that include extended wait states inserted during the STROBE
phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start of where
the HOLD phase would begin if there were no extended wait cycles.
Table 6-22. Switching Characteristics for EMIFA Asynchronous Memory Interface ^{(1) (2) (3)}
NO
.
1 t_{d(TURNAROUND)}
3 t_c(EMRCYCLE)
4 t_{su(EMCEL-EMOEL)}
5 t_{h(EMOEH-EMCEH)}
6 t_{su(EMBAV-EMOEL)}
7 t_{h(EMOEH-EMBAIV)}
8 t_{su(EMBAV-EMOEL)}
9 t_{h(EMOEH-EMAIV)}
PARAMETER
1.3V, 1.2V, 1.1V, 1.0V
MIN
Nom
MAX
READS and WRITES
Turn around time
(TA)*E - 3
(TA)*E
(TA)*E + 3
READS
EMIF read cycle time (EW = 0)
(RS+RST+RH)*E
-3
(RS+RST+RH)*E
(RS+RST+RH)*E
+3
EMIF read cycle time (EW = 1)
(RS+RST+RH+(E (RS+RST+RH+(EW (RS+RST+RH+(E
WC*16))*E - 3
C*16))*E WC*16))*E + 3
Output setup time, EMA_CE[5:2] low to
EMA_OE low (SS = 0)
(RS)*E-3
(RS)*E
(RS)*E+3
Output setup time, EMA_CE[5:2] low to
EMA_OE low (SS = 1)
-3
0
+3
Output hold time, EMA_OE high to
EMA_CE[5:2] high (SS = 0)
(RH)*E - 3
(RH)*E
(RH)*E + 3
Output hold time, EMA_OE high to
EMA_CE[5:2] high (SS = 1)
-3
0
+3
Output setup time, EMA_BA[1:0] valid to
EMA_OE low
(RS)*E-3
(RS)*E
(RS)*E+3
Output hold time, EMA_OE high to
EMA_BA[1:0] invalid
(RH)*E-3
(RH)*E
(RH)*E+3
Output setup time, EMA_A[13:0] valid to
EMA_OE low
(RS)*E-3
(RS)*E
(RS)*E+3
Output hold time, EMA_OE high to
EMA_A[13:0] invalid
(RH)*E-3
(RH)*E
(RH)*E+3
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
(1) TA = Turn around, RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold,
MEWC = Maximum external wait cycles. These parameters are programmed via the Asynchronous Bank and Asynchronous Wait Cycle
Configuration Registers. These support the following range of values: TA[4-1], RS[16-1], RST[64-1], RH[8-1], WS[16-1], WST[64-1],
WH[8-1], and MEW[1-256].
(2) E = EMA_CLK period or in ns. EMA_CLK is selected either as SYSCLK3 or the PLL0 output clock divided by 4.5. As an example, when
SYSCLK3 is selected and set to 100MHz, E=10ns.
(3) EWC = external wait cycles determined by EMA_WAIT input signal. EWC supports the following range of values EWC[256-1]. Note that
the maximum wait time before timeout is specified by bit field MEWC in the Asynchronous Wait Cycle Configuration Register.
102 Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Link(s): AM1808
Copyright © 2010, Texas Instruments Incorporated