DRV3204-Q1_15 Datasheet, PDF (10/38 Pages) Texas Instruments – Three-Phase Brushless Motor Driver

DRV3204-Q1
SLVSBT3B – MARCH 2013 – REVISED JULY 2013
Frame fault : 0: No error exists in the previous SPI frame.
: 1: Error exists in the previous SPI frame.
www.ti.com
Register
Name
Reserved
CFGUNLK
FLTCFG
Reserved
FLTEN0
FLTEN1
SDNEN0
SDNEN1
FLTFLG0
FLTFLG1
CSCFG
PDCFG
DIAG
SPARE
Reserved
Addr
(Hex)
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E-3F
b7
FLGLATCH_EN
FE_MTOC
SE_MTOC
MTOC
Table 3. SPI Register Map
b6
b5
b4
b3
RSVD
RSVD
MTOCTH
RSVD
RSVD
FE_VCCOC FE_VCCOV FE_VDDOV FE_CPOV
RSVD
SE_VCCOC SE_VCCOV SE_VDDOV SE_CPOV
RSVD
VCCOC
VCCOV
VDDOV
CPOV
RSVD
RSVD
RSVD
RSVD
SPARE
RSVD
b2
b1
b0
CFGUNLK
VCCUVTH
VBUVTH
FE_CPUV
SE_CPUV
CPUV
VCCUVRST
FE_VBOV
FE_VBUV
FE_TSD
SE_VBOV
SE_VBUV
SE_TSD
VBOV
VBUV
TSD
CSOFFSET
DEADT
WDTRST
CMRST
SEL_COMP_HYS
Reset
(Hex)
00
00
00
00
FF
01
FF
01
00
00
00
00
00
00
00
REGISTER DESCRIPTIONS
Access type: R = Read and W = Write.
Reserved register: Read of reserved bits return 0 and write has no effect.
CFGUNLK (address 0x01): Configuration Unlock Register
Bit Name
Type Reset Description
3:0 CFGUNLK RW
0000
DRV3204 SPI register map has lock and unlock mode, and it is in lock mode by default. MCU
can write values of the following registers in unlock mode;
● FLTCFG
● FLTEN0 and FLTEN1
● SDNEN0 and SDNEN1
● CSCFG
● PDCFG
● WDCFG
In lock mode, read returns the values, but writing the registers have no effect.
Device enters unlock mode by writing 0x5, 0x8, 0x7 to CFGUNLK register in series. Device exits
from unlock mode by writing 0x0.
10
Submit Documentation Feedback
Product Folder Links :DRV3204-Q1
Copyright © 2013, Texas Instruments Incorporated