English
Language : 

THC63LVD1024 Datasheet, PDF (9/23 Pages) THine Electronics, Inc. – 135MHz 67Bits LVDS Receiver
THC63LVD1024_Rev.2.4_E
Electrical Characteristics (Continued)
Output load limitation
Output load is limited so that Junction temperature is not over 125 °C
calculating formula
Tj = Ta + θja * P
P = VCC * (IOUTDT + IOUTCK + ICORE)
IOUTDT = 1/2 * FCLK * VCC * CLOAD * n
IOUTCK = FCLK * VCC * CLOAD
Tj : Junction temperature
Ta : Ambient temperature
θja : Package thermal resistance = 22 [ °C /W]
ICORE: Supply Current except all output buffers = 520mA
IOUTDT: Supply Current only output buffers of data output.
(R1,G1,B1,R2,G2,B2,HSYNC,VSYNC,DE,CONT11,CONT12,CONT21,CONT22)
IOUTCK: Supply Current only output buffer of CLKOUT.
FCLK : CLKOUT Frequency
n : 67 (Number of data output pin)
Load Limitation
15
14
13
12
11
10
9
8
100
105
110
115
120
125
130
135
Frequency[MHz]
Copyright©2012 THine Electronics, Inc.
9/23
THine Electronics, Inc.