TDA7500A Datasheet, PDF (31/40 Pages) STMicroelectronics – DIGITAL AM/FM SIGNAL PROCESSOR

Figure 17. DSP1 and DSP0 Memory Spaces
TDA7500A
Boot-Space
$FFFF _$FFFF
P-Space X-Space
$FFFF
$FFC0
X-Peripherals
$FFBF
Y-Space
Boot-Space
$FFFF _$FFFF
P-Space X-Space
$FFFF
$FFC0
X-Peripherals
$FFBF
Y-Space
Not Accessible Not Accessible Not Accessible Not Accessible
$1600
$15FF
Not Accessible Not Accessible Not Accessible Not Accessible
P-RAM
$0200
$01FF
Boot-ROM
$0000
$0400
$03FF
X-RAM
DSP0
$0800
$07FF
P-RAM
$0400
$03FF
Y-RAM
$0100
$00FF
$0000
Boot-ROM
X-RAM
DSP1
Y-RAM
Serial Audio Interface (SAI)
The SAI is used to deliver digital audio to the DSPs from an external source. Once processed by the DSPs, it
can be returned through this interface either sent to the DAC for D/A conversion. The features of the SAI are
listed below.
s 3 Synchronized Stereo Data Transmission Lines
s 3 Synchronized Stereo Data Reception Lines
s Master and Slave operating mode: clock lines can be both master and slave.
s Receive and Transmit Data Registers have two locations to hold left and right data.
XCHG Interface (DSP to DSP Exchange Interface)
The Exchange Interface peripheral provides bidirectional communication between DSP0 and DSP1. Both 24 bit
word data and four bit Flag data can be exchanged. A FIFO is utilized for received data. It minimizes the number
of times an Exchange Interrupt Service Routine would have to be called if multi-word blocks of data were to be
received. The Transmit FIFO is in effect the Receive FIFO of the other DSP and is written directly by the trans-
mitting DSP. The features of the XCHG are listed below.
s 10 Word XCHG Receive FIFO on both DSPs
s Four Flags for each XCHG for DSP to DSP signaling
s Condition flags can optionally trigger interrupts on both DSPs
DRAM/SRAM Interface (EMI)
The External DRAM/SRAM Interface is viewed as a memory mapped peripheral. Data transfers are performed
by moving data into/from data registers and the control is exercised by polling status flags in the control/status
register or by servicing interrupts. An external memory write is executed by writing data into the EMI Data Write
Register. An external memory read operation is executed by either writing to the offset register or reading the
EMI Data Read Register, depending on the configuration.
31/40