S6E2H1 Datasheet, PDF (57/159 Pages) SPANSION – processor version

8. Block Diagram
S6E2H14E/F/G, S6E2H16E/F/G
TRSTX,TCK,
TDI,TMS
TDO
TRACEDx,
TRACECLK
SWJ-DP ETM*
TPIU*
ROM
Table
Cortex-M4　Core I
@160 MHz(Max)
D
FPU MPU NVIC
Sys
INITX
Dual-Timer
Watchdog Timer
(Software)
Clock Reset
Generator
Watchdog Timer
(Hardware)
CSV
CLK
S6E2H1 Series
MainFlash I/F
Trace Buffer
(16 Kbytes)
Security
WorkFlash I/F
SRAM0
16/32 Kbytes
SRAM1
8/16 Kbytes
SRAM2
8/16 Kbytes
MainFlash
512 Kbytes/
256 Kbytes
WorkFlash
32 Kbytes
DMAC
8ch.
DSTC
X0
X1
X0A
X1A
CROUT
AVCC,
AVSS,
AVRH
ANxx
ADTGx
Source Clock
Main
Osc
PLL
VBAT Domain
Sub
Osc
CR
100 kHz
CR
4 MHz
12-bit A/D Converter
Unit 0
Unit 1
Unit 2
External Bus I/F
TIOAx
TIOBx
AINx
BINx
ZINx
IC0x
FRCK0
DTTI0X
RTO0x
Base Timer
16-bit 16ch./
32-bit 8ch.
QPRC
3ch.
A/D Activation Compare
6ch.
16-bit Input Capture
4ch.
16-bit Free-run Timer
3ch.
16-bit Output Compare
6ch.
Waveform Generator
3ch.
LVD Ctrl
IRQ-Monitor
CRC Accelerator
Watch Counter
Deep Standby Ctrl
Peripheral Clock Gating
Low-speed CR Prescaler
VBAT Domain
Real-Time Clock
Port Ctrl.
External Interrupt
Controller
16pin + NMI
MODE-Ctrl
16-bit PPG
3ch.
Multi-function Timer × 3
Multi-function Serial I/F
8ch.
HW flow control(ch.4)
12-bit D/A Converter
2units
*: For the S6E2H14E0A and S6E2H16E0A, ETM is not available.
Document Number: 001-98940 Rev.*A
GPIO
PIN-Function-Ctrl
Power-On
Reset
LVD
Regulator
P0x,
P1x,
.
.
.
PEx
MADx
MADATAx
MCSXx,MDQMx,
MOEX,MWEX,
MALE,MRDY,
MNALE,MNCLE,
MNWEX,MNREX,
MCLKOUT,MSDWEX,
MSDCLK,MSDCKE,
MRASX,MCASX
C
WKUPx
VWAKEUP
VREGCTL
RTCCO,
SUBOUT
INTx
NMIX
MD0,
MD1
SCKx
SINx
SOTx
CTS4
RTS4
DAx
Page 57 of 159